Electronic Components Datasheet Search
  English  ▼

X  

DSP56L307 Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc

Part # DSP56L307
Description  24-Bit Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56L307 Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button DSP56L307 Datasheet HTML 45Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 46Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 47Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 48Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 49Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 50Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 51Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 52Page - Freescale Semiconductor, Inc DSP56L307 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 104 page
background image
AC Electrical Characteristics
DSP56L307 Technical Data, Rev. 6
Freescale Semiconductor
2-29
2.4.5.5 Asynchronous Bus Arbitration Timings
The asynchronous bus arbitration is enabled by internal synchronization circuits on BG and BB inputs. These
synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this
delay, a DSP56300 part may assume mastership and assert BB, for some time after BG is deasserted. This is the
reason for timing 250.
Once BB is asserted, there is a synchronization delay from BB assertion to the time this assertion is exposed to other
DSP56300 components that are potential masters on the same bus. If BG input is asserted before that time, and BG
is asserted and BB is deasserted, another DSP56300 component may assume mastership at the same time.
Therefore, some non-overlap period between one BG input active to another BG input active is required. Timing 251
ensures that overlaps are avoided.
Table 2-16.
Asynchronous Bus Timings
No.
Characteristics
Expression
100 MHz
160 MHz
Unit
Min
Max
Min
Max
250
BB assertion window from BG input deassertion.
2.5
× Tc + 5
—
30
—
20.6
ns
251
Delay from BB assertion to BG assertion
2
× Tc + 5
25
—
17.5
—
ns
Notes:
1.
Bit 13 in the Operating Mode Register must be set to enable Asynchronous Arbitration mode.
2.
At 160 MHz, Asynchronous Arbitration mode is recommended.
3.
To guarantee timings 250 and 251, it is recommended that you assert non-overlapping BG inputs to different DSP56300
devices (on the same bus), as shown in Figure 2-21, where BG1 is the BG signal for one DSP56300 device while BG2 is the
BG signal for a second DSP56300 device.
Figure 2-21.
Asynchronous Bus Arbitration Timing
BG1
BB
251
BG2
250
250+251



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com