Enable Times

SN74LVC1T45

The following table shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to

SYSTEM-1.

STATE

DIR CTRL

I/O-1

I/O-2

DESCRIPTION

1

H

Out

In

SYSTEM-1 data to SYSTEM-2

SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The

2

H

Hi-Z

Hi-Z

DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or

3

L

Hi-Z

Hi-Z

4

L

Out

In

SYSTEM-2 data to SYSTEM-1

(1)

SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

Figure 3. Bidirectional Logic Level-Shifting Application

Calculate the enable times for the SN74LVC1T45 using the following formulas:

• t

• t

• t

• t

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is

switched until an output is expected. For example, if the SN74LVC1T45 initially is transmitting from A to B, then

the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B

port has been disabled, an input signal applied to it appears on the corresponding A port after the specified

propagation delay.

14

Submit Documentation Feedback

Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): SN74LVC1T45