Electronic Components Datasheet Search
  English  ▼

X  

CDCU2A877ZQL Datasheet(PDF) 4 Page - Texas Instruments

Part # CDCU2A877ZQL
Description  1.8-V PHASE LOCK LOOP CLOCK DRIVER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCU2A877ZQL Datasheet(HTML) 4 Page - Texas Instruments

  CDCU2A877ZQL Datasheet HTML 1Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 2Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 3Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 4Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 5Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 6Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 7Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 8Page - Texas Instruments CDCU2A877ZQL Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
www.ti.com
ABSOLUTE MAXIMUM RATINGS
CDCU2A877
SCAS827A – AUGUST 2006 – REVISED JUNE 2007
Figure 1. Logic Diagram (Positive Logic)
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
UNIT
VDDQ
Supply voltage range
–0.5 to 2.5
V
AVDD
VI
Input voltage range(2) (3)
–0.5 to VDDQ + 0.5
V
VO
Output voltage range(2) (3)
–0.5 to VDDQ + 0.5
V
IIK
Input clamp current, (VI < 0 or VI > VDDQ)
±50
mA
IOK
Output clamp voltage, (VO < 0 or VO > VDDQ)
±50
mA
IO
Continuous output current, (VO = 0 to VDDQ)
±50
mA
IDDC
Continuous current through each VDDQ or GND
±100
mA
No airflow
151.9
RθJA
Thermal resistance, junction-to-ambient(4)
Airllflow 150 ft/min
146.1
K/W
RθJC
Thermal resistance, junction-to-case(4)
No airflow
102.4
Tstg
Storage temperature range
–65 to 150
°C
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3)
This value is limited to 2.5 V maximum.
(4)
The package thermal impedance is calculated in accordance with JESD51 and JEDEC2S1P (high-k board).
4
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com