Electronic Components Datasheet Search
  English  ▼

X  

ADP320 Datasheet(PDF) 14 Page - Analog Devices

Part # ADP320
Description  Triple, 200 mA, Low Noise, High PSRR Voltage Regulator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADP320 Datasheet(HTML) 14 Page - Analog Devices

Back Button ADP320 Datasheet HTML 10Page - Analog Devices ADP320 Datasheet HTML 11Page - Analog Devices ADP320 Datasheet HTML 12Page - Analog Devices ADP320 Datasheet HTML 13Page - Analog Devices ADP320 Datasheet HTML 14Page - Analog Devices ADP320 Datasheet HTML 15Page - Analog Devices ADP320 Datasheet HTML 16Page - Analog Devices ADP320 Datasheet HTML 17Page - Analog Devices ADP320 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
ADP320
Rev. 0 | Page 14 of 20
THEORY OF OPERATION
The ADP320 triple LDO is a low quiescent current, low dropout
linear regulator that operates from 1.8 V to 5.5 V on VIN1/VIN2
and VIN3 and provides up to 200 mA of current from each
output. Drawing a low 250 μA quiescent current (typical) at full
load makes the ADP320 triple LDO ideal for battery-operated
portable equipment. Shutdown current consumption is typically
100 nA.
Optimized for use with small 1 μF ceramic capacitors, the
ADP320 triple LDO provides excellent transient performance.
0.5V
REF
OVERCURRENT
VOUT1
VOUT2
VOUT3
VIN1/VIN2
GND
EN1
VBIAS
VIN3
EN3
EN2
0.5V
REF
OVERCURRENT
0.5V
REF
OVERCURRENT
INTERNAL BIAS
VOLTAGES/CURRENTS,
UVLO AND THERMAL
PROTECT
SHUTDOWN
VOUT1
SHUTDOWN
VOUT2
SHUTDOWN
VOUT3
Figure 41. Internal Block Diagram
Internally, the ADP320 triple LDO consist of a reference,
three error amplifiers, three feedback voltage dividers, and
three PMOS pass transistors. Output current is delivered
via the PMOS pass device, which is controlled by the error
amplifier. The error amplifier compares the reference voltage
with the feedback voltage from the output and amplifies the
difference. If the feedback voltage is lower than the reference
voltage, the gate of the PMOS device is pulled lower, allowing
more current to flow and increasing the output voltage. If the
feedback voltage is higher than the reference voltage, the gate
of the PMOS device is pulled higher, allowing less current to
flow and decreasing the output voltage.
The ADP320 triple LDO is available in multiple output voltage
options ranging from 0.8 V to 3.3 V. The ADP320 triple LDO
uses the EN1, EN2, and EN3 enable pins to enable and disable
the VOUT1/VOUT2/VOUT3 pins under normal operating
conditions. When the enable pins are high, VOUT1/VOUT2/
VOUT3 turn on; when enable pins are low, VOUT1/VOUT2/
VOUT3 turn off. For automatic startup, the enable pins can be
tied to VBIAS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com