93LC46A datasheet(8/34 Pages) MICROCHIP

8 / 34 page

93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C

DS21749H-page 8

 2010 Microchip Technology Inc.

2.5

Erase All (ERAL)

The Erase All (ERAL) instruction will erase the entire

memory array to the logical ‘1’ state. The ERAL cycle

is identical to the erase cycle, except for the different

opcode. The ERAL cycle is completely self-timed and

commences at the falling edge of the CS, except on

‘93C’ devices where the rising edge of CLK before the

last data bit initiates the write cycle. Clocking of the

CLK pin is not necessary after the device has entered

the ERAL cycle.

The DO pin indicates the Ready/Busy status of the

device if CS is brought high after a minimum of 250 ns

low (TCSL).

VCC must be

4.5V for proper operation of ERAL.

FIGURE 2-3:

ERAL TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-4:

ERAL TIMING FOR 93C DEVICES

Note:

After the ERAL command is complete,

issuing a Start bit and then taking CS low

will clear the Ready/Busy status from DO.

CLK

TCSL

Check Status

•••

TSV

TCZ

Busy

Ready

High-Z

TEC

High-Z

VCC must be

4.5V for proper operation of ERAL.

CLK

TCSL

Check Status

•••

TSV

TCZ

Busy

Ready

High-Z

TEC

High-Z

93LC46A Datasheet(PDF) 8 Page - Microchip Technology

93LC46A Datasheet(HTML) 8 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL