VSC060 datasheet(60/166 Pages) MAXIM

60 / 166 page

60 of 166

VSC060

Data Sheet

Revision 4.1

January 2008

3.2.51 3Dh: Fan Speed Count Overflow 3 (FSCO3)

The following table shows the bit assignments for the Fan Speed Count Overflow 3 register. This register

functions same the Fan Speed Count Overflow 0 register except it affects the P1.3 pin.

3.2.52 3Eh: Fan Speed Current Count 3 (FSCC3)

The following table shows the bit assignments for the Fan Speed Current Count 3 register. This register

functions same the Fan Speed Current Count 0 register except it affects the P1.3 pin.

FSCO3

Address:

3Dh

Reset Value:

0000_0000b

Bit

Bit Label

Access

Description

7:0

FSCO7-0

R/W

Fan Speed Count Overflow

These eight bits are compared to the 8-bit fan speed counter. If the counter

exceeds this value, an interrupt is generated. This register should be loaded

prior to setting the FSCEN bit in the FSC3 register to avoid generating

unintentional interrupts.

The overflow count value can be determined using the following equation,

where FF% is equal to the percentage of nominal RPM that constitutes a fan

failure:

Decimal overflow count value = (1,200,000) / (RPM × divisor × FF%)

Based on the above equation, a divisor of 8, and a detected fan failure at 70%

of nominal RPM, the fan speed monitoring logic can support a low-end nominal

RPM of 850. High-end RPM values are basically unlimited; however, counter

resolution is diminished above 8000 RPM.

FSCC3

Address:

3Eh

Reset Value:

0000_0000b

Bit

Bit Label

Access

Description

7:0

FSCC7-0

These eight bits, when enabled by setting the FSCEN bit in the FSC3 register

provide the user with an accurate binary fan speed count value that can be

used to determine the current RPM value of the fan. A minimum of one

complete revolution of the fan is required to generate an accurate fan speed

count value. The following equation can be used to determine the current RPM

value of the fan:

RPM = (1,200,000) / (Decimal count value × divisor)

When the result of a read of this register is 00h, an accurate fan speed count

value has not been generated indicating that the fan has not completed a

minimum of one revolution.

When the result of a read of this register is FFh, the fan is rotating very slowly

or there are no tachometer pulses present.

When operating in a polled mode, with the FSIEN bit reset in the FSC3

once per revolution of the fan.

When operating in an Interrupt mode with the FSIEN bit set in the FSC3

count, once per revolution of the fan, until an interrupt is generated. After the

interrupt is generated, the value remains stable until the interrupt is cleared.

When the interrupt is cleared, this register is also cleared, indicating that a

valid RPM value is in the process of being generated.

VSC060 Datasheet(PDF) 60 Page - Maxim Integrated Products

VSC060 Datasheet(HTML) 60 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL