M95128-RMB3TPSLASHP datasheet(14/44 Pages) STMICROELECTRONICS

14 / 44 page

Instructions

M95128, M95128-W, M95128-R

14/44

Doc ID 5798 Rev 13

Instructions

Each instruction starts with a single-byte code, as summarized in Table 3.

If an invalid instruction is sent (one not contained in Table 3), the device automatically

deselects itself.

5.1

Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction.

The only way to do this is to send a Write Enable instruction to the device.

As shown in Figure 5, to send this instruction to the device, Chip Select (S) is driven low,

and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then

enters a wait state. It waits for a the device to be deselected, by Chip Select (S) being driven

high.

Figure 5.

Write Enable (WREN) sequence

Table 3.

Instruction set

Instruction

Description

Instruction format

WREN

Write Enable

0000 0110

WRDI

Write Disable

0000 0100

RDSR

Read Status Register

0000 0101

WRSR

Write Status Register

0000 0001

READ

Read from Memory Array

0000 0011

WRITE

Write to Memory Array

0000 0010

AI02281E

34567

High Impedance

Instruction

M95128-RMB3TP/P Datasheet(PDF) 14 Page - STMicroelectronics

M95128-RMB3TP/P Datasheet(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL