Electronic Components Datasheet Search
  English  ▼

X  

MAX5940CESA Datasheet(PDF) 8 Page - Maxim Integrated Products

Part # MAX5940CESA
Description  IEEE 802.3af PD Interface Controller For Power-Over-Ethernet
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5940CESA Datasheet(HTML) 8 Page - Maxim Integrated Products

Back Button MAX5940CESA Datasheet HTML 4Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 5Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 6Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 7Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 8Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 9Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 10Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 11Page - Maxim Integrated Products MAX5940CESA Datasheet HTML 12Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 15 page
background image
To adjust the UVLO threshold (MAX5940B/MAX5940D
only), connect an external resistor-divider from GND to
UVLO and from UVLO to VEE. Use the following equations
to calculate R1 and R2 for a desired UVLO threshold:
R1 = 25.5k
Ω - R2
where VIN,EX is the desired UVLO threshold. Since the
resistor-divider replaces the 25.5k
Ω PD detection resis-
tor, ensure that the sum of R1 and R2 equals 25.5k
Ω
±1%. When using the external resistor-divider, the
MAX5940B/MAX5940D has an external reference volt-
age hysteresis of 20% (typ). When UVLO is pro-
grammed externally, the turn-off threshold is 80% (typ)
of the new UVLO threshold.
Rk
x
V
V
REF UVLO
IN EX
225 5
=
.
,
,
Ω
IEEE 802.3af PD Interface Controller
For Power-Over-Ethernet
8
_______________________________________________________________________________________
R1
GND
UVLO
GND
(UVLO)
( ) MAX5940B.
GATE
R2
R3
MAX5940B
MAX5940D
CLASSIFICATION
RCLASS
(PGOOD)
6.8V
EN
REF
2.46V
200mV
VEE
VGATE
1.2V, REF
5V, REF
Q4
PGOOD
OUT
Q3
Q1
Q2
EN
20%
Figure 2. Block Diagram
R1
UVLO
GND
VEE
R2
VIN = 12V TO 67V
MAX5940B
MAX5940D
Figure 3. Setting Undervoltage Lockout with an External
Resistor-Divider



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com