| Electronic Components Datasheet Search |
|
R29 Datasheet(PDF) 172 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R29 Datasheet(HTML) 172 Page - Renesas Technology Corp |
|
172 / 473 page ![]() R8C/28 Group, R8C/29 Group 14. Timers Rev.2.10 Sep 26, 2008 Page 153 of 441 REJ09B0279-0210 Figure 14.13 Registers TRBCR and TRBOCR Timer RB Control Register Symbol Address After Reset TRBCR 0108h 00h Bit Symbol Bit Name Function RW NOTES: 1. 2. 3. Indicates that count operation is in progress in timer mode or programmable w aveform mode. In programmable one- shot generation mode or programmable w ait one-shot generation mode, indicates that a one-shot pulse trigger has been acknow ledged. Timer RB count start bit(1) Timer RB count forcible stop bit(1, 2) Refer to 14.2.5 Notes on Tim er RB for precautions regarding bits TSTART, TCSTF and TSTOP. TSTART RW b7 b6 b5 b4 b3 b2 When this bit is set to 1, the count is forcibly stopped. When read, its content is 0. b1 b0 0 : Count stops 1 : Count starts When the TSTOP bit is set to 1, registers TRBPRE, TRBSC, TRBPR, and bits TSTART and TCSTF, and the TOSSTF bit in the TRBOCR register are set to values after a reset. 0 : Count stops 1 : During count(3) Nothing is assigned. If necessary, set to 0. When read, the content is 0. RO — (b7-b3) — TCSTF Timer RB count status flag(1) TSTOP RW Timer RB One-Shot Control Register (2) Symbol Address After Reset TRBOCR 0109h 00h Bit Symbol Bit Name Function RW NOTES: 1. 2. b2 0 : One-shot stopped 1 : One-shot operating (Including w ait period) b1 b0 TOSSP TOSSTF TOSST b7 b6 b5 b4 b3 RW RW Timer RB one-shot start bit When this bit is set to 1, one-shot trigger generated. When read, its content is 0. Timer RB one-shot stop bit When this bit is set to 1, counting of one-shot pulses (including programmable w ait one-shot pulses) stops. When read, its content is 0. Nothing is assigned. If necessary, set to 0. When read, the content is 0. Timer RB one-shot status flag(1) When 1 is set to the TSTOP bit in the TRBCR register, the TOSSTF bit is set to 0. This register is enabled w hen bits TMOD1 to TMOD0 in the TRBMR register is set to 10b (programmable one-shot generation mode) or 11b (programmable w ait one-shot generation mode). RO — (b7-b3) — |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |