74HC237

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 4 — 10 January 2011

8 of 17

NXP Semiconductors

74HC237

3-to-8 line decoder, demultiplexer with address latches

Measurement points are given in Table 8.

Fig 8.

Propagation enable inputs (E1) to output (Yn) and output transition time

001aab874

E1 input

Yn output

Measurement points are given in Table 8.

Fig 9.

The data input (An) to latch enable input (LE) set-up times, latch enable input (LE) to data input (An) hold

times and latch enable input (LE) pulse width

LE input

001aab875

An input

transparant

transparant

latched

latched

Table 8.

Measurement points

Type

Input

Output

74HC237