Electronic Components Datasheet Search
  English  ▼

X  

MX839P Datasheet(PDF) 5 Page - CML Microcircuits

Part # MX839P
Description  Digitally Controlled Analog I/O Processor
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CMLMICRO [CML Microcircuits]
Direct Link  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

MX839P Datasheet(HTML) 5 Page - CML Microcircuits

  MX839P Datasheet HTML 1Page - CML Microcircuits MX839P Datasheet HTML 2Page - CML Microcircuits MX839P Datasheet HTML 3Page - CML Microcircuits MX839P Datasheet HTML 4Page - CML Microcircuits MX839P Datasheet HTML 5Page - CML Microcircuits MX839P Datasheet HTML 6Page - CML Microcircuits MX839P Datasheet HTML 7Page - CML Microcircuits MX839P Datasheet HTML 8Page - CML Microcircuits MX839P Datasheet HTML 9Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
Digitally Controlled Analog I/O Processor
5
MX839 PRELIMINARY INFORMATION
© 1998 MX
xCOM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050
Fax: 336 744-5054
Doc. # 20480164.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.
3
External Components
DV
DD
AV
DD
DV
DD
AV
DD
V
SS
V
BIAS
MOD1 OUT
MOD1 IN
MOD2 OUT
MOD2 IN
IRQ
XTAL
SERIAL CLOCK
C-BUS
INTERFACE
COMMAND DATA
XTAL/CLOCK
MX839
C3
R3
REPLY DATA
CS
1
2
3
4
5
6
8
9
10
11
12
13
14
7
24
23
22
21
20
19
18
17
16
15
XTAL
DACOUT3
DACOUT2
DACOUT1
ADCIN1
ADCIN2
ADCIN3
ADCIN4
N/C
N/C
XTAL/CLOCK
C2
C1
X1
R1
C6
DV
DD
R2
C4
C5
Figure 2: Recommended External Components
R1
1M
:
±5%
C4
Note 1
0.1µF
±20%
R2
22k
:
±10%
C5
0.1µF
±20%
R3
Note 1
10
:
±10%
C6
Note 1
10.0µF
±20%
C1
22pF
±20%
C2
22pF
±20%
C3
0.1µF
±20%
X1
Note 2, 3
±100ppm
Table 1: Recommended External Components
Notes:
1.
These values should be determined in regard to the amount of supply filtering required for D/A outputs.
2.
If an external clock is to be used, then it should be connected to Pin 2 and the components C1, C2, R1, and X1
omitted. The ADC clock frequency is derived from the crystal or external clock by means of internal programmable
dividers. See Section 6 for details of crystal or external clock frequency range.
3.
For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of
VDD, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design
assistance, consult your crystal manufacturer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com