| Electronic Components Datasheet Search |
|
LB1836M Datasheet(PDF) 2 Page - Sanyo Semicon Device |
|
|
|||||||||||||||||||||||||||||
LB1836M Datasheet(HTML) 2 Page - Sanyo Semicon Device |
|
2 / 5 page ![]() Electrical Characteristics at Ta = 25°C, VCC =VS=3 V Parameter Symbol Conditions min typ max Unit Supply current ICC0VIN1, 2, 3,4=0V,ICC +IS 0.1 10 µA ICC1VIN1=3V,VIN2, 3,4=0V,ICC +IS 14 20 mA ICC2VIN1,2=3V,VIN3,4=0V,ICC +IS 22 35 mA Output saturation voltage (upper + lower) VOUT1IOUT = 200 mA 0.2 0.28 V VOUT2IOUT = 400 mA 0.4 0.6 V VOUT3IOUT = 400 mA, parallel connection 0.25 0.35 V VOUT4IOUT = 800 mA, parallel connection 0.5 0.7 V Output sustaining voltage VO (sus) IOUT = 400 mA 9 V Input current IIN VIN =2V,VCC = 6 V 80 µA Spark killer diode reverse current Is (leak) VCC1,2=9V 30 µA Spark killer diode forward voltage VSF IOUT = 400 mA 1.7 V Pin Assignment Truth Table IN 1, 3 IN 2, 4 OUT 1, 3 OUT 2, 4 Mode HLHL Forward LHLH Reverse H H L L Brake L L OFF OFF Standby Design Notes If large current flows on the power supply (VS) line and the GND line, then in some applications and layouts, misoperation due to line oscillation may result. The modes during which large current flows are as follows: . Motor surge current when the DC motor starts up or when it shifts rotation directions (forward O reverse). . Passthrough current generated within the IC when shifting rotation directions (forward O reverse) or when shifting from forward/reverse rotation to braking, or vice versa. The following points should be kept in mind regarding the pattern layout: . Keep the wiring lines thick and short in order to reduce wiring inductance between the power supply (VS) and GND. . Insert a passthrough capacitor near the IC. (Maximum effect is obtained by inserting the passthrough capacitor between VS and the pin 7 GND at the closest distance possible. . If the CPU and the LB1836M are mounted on separate boards and the difference between the ground potential of each board is large, install resistors of about 10 k Ω in series between the CPU and the LB1836M inputs. Note) Both GNDs must be connected. P-GND of OUT2 and OUT4 and S-GND of the control section are connected to the pin 7 GND within the IC, and P-GND of OUT1 and OUT3 is connected to the pin 14 GND. LB1836M No.3947-2/5 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |