Electronic Components Datasheet Search
  English  ▼

X  

HT82K70E-L Datasheet(PDF) 21 Page - Holtek Semiconductor Inc

Part # HT82K70E-L
Description  I/O Type 8-Bit MCU
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82K70E-L Datasheet(HTML) 21 Page - Holtek Semiconductor Inc

Back Button HT82K70E-L Datasheet HTML 17Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 18Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 19Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 20Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 21Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 22Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 23Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 24Page - Holtek Semiconductor Inc HT82K70E-L Datasheet HTML 25Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 59 page
background image
HT82K70E-L/HT82K70A-L/HT82K76E-L
Rev. 1.20
21
February 1, 2011
that setting the timer enable bit high to turn the timer on,
should only be executed after the timer mode bits have
been properly setup. Setting the timer enable bit high to-
gether with a mode bit modification, may lead to improper
timer operation if executed as a single timer control regis-
ter byte write instruction.
When the Timer/Event counter overflows, its corre-
sponding interrupt request flag in the interrupt control
register will be set. If the timer interrupt is enabled this
will in turn generate an interrupt signal. However irre-
spective of whether the timer interrupt is enabled or not,
a Timer/Event counter overflow will also generate a
wake-up signal if the device is in a Power-down condi-
tion. This situation may occur if the Timer/Event Counter
is in the Event Counting Mode and if the external signal
continues to change state. In such a case, the
Timer/Event Counter will continue to count these exter-
nal events and if an overflow occurs the device will be
woken up from its Power-down condition. To prevent
such a wake-up from occurring, the timer interrupt re-
quest flag should first be set high before issuing the
HALT instruction to enter the Power Down Mode.
Timer Program Example
This program example shows how the Timer/Event
Counter registers are setup, along with how the inter-
rupts are enabled and managed. Note how the
Timer/Event Counter is turned on, by setting bit 4 of the
Timer Control Register. The Timer/Event Counter can
be turned off in a similar way by clearing the same bit.
This example program sets the Timer/Event Counter
tobe in the timer mode, which uses the internal system
clock as the clock source.
org 04h
; external interrupt vector
reti
org 08h
; Timer/Event Counter 0 interrupt vector
jmp tmr0int
; jump here when Timer/Event Counter 0 overflows
org 0ch
; Timer/Event Counter 1 interrupt vector
jmp tmr1int
; jump here when Timer/Event Counter 1 overflows
:
org 20h
; main program
:
;internal Timer/Event Counter 0 interrupt routine
tmr0int:
:
; Timer/Event Counter 0 main program placed here
:
reti
:
;internal Timer/Event Counter 1 interrupt routine
tmr1int:
:
; Timer/Event Counter 1 main program placed here
:
reti
:
begin:
;setup Timer/Event Counter 0 registers
mov a,0e8h
; setup low byte preload value for Timer/Event Counter 0
mov tmr0l,a
; low byte must be setup before high byte
mov a,09bh
; setup high byte preload value for Timer/Event Counter 0
mov tmr0h,a
;
mov a,080h
; setup Timer control register TMR0C
mov tmr0c,a
; Timer/Event Counter 0 has no prescaler and clock source is fSYS/4
;setup Timer/Event Counter 1 registers
mov a,09bh
; setup low byte preload value for Timer/Event Counter 1
mov tmr1l,a
; low byte must be setup before high byte
mov a,0e8h
; setup high byte preload value for Timer/Event Counter 1
mov tmr1h,a
;
mov a,080h
; setup Timer control register TMR1C
mov tmr1c,a
; Timer/Event Counter 1 has no prescaler and clock source is fSYS/4
; setup interrupt register
mov a,00dh
; enable master interrupt and timer interrupts
mov intc,a
:
set tmr0c.4
; start Timer/Event Counter 0
- note mode bits must be previously setup
set tmr1c.4
; start Timer/Event Counter 1
- note mode bits must be previously setup



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com