 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP3301 Datasheet(PDF) 4 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3301 Datasheet(HTML) 4 Page - Microchip Technology |
|
|
4 / 38 page  MCP3301 DS21700D-page 4 2011 Microchip Technology Inc. Reference Input Voltage Range 0.4 — VDD V Note 2 Current Drain — — 100 0.001 150 3 µA µA CS = VDD = 5V Analog Inputs Full-Scale Input Span IN(+)-IN(-) -VREF —VREF V Absolute Input Voltage IN(+) -0.3 — VDD + 0.3 V IN(-) -0.3 — VDD + 0.3 V Leakage Current — 0.001 ±1 µA Switch Resistance RS —1 — k See Figure 5-3 Sample Capacitor CSAMPLE — 25 — pF See Figure 5-3 Digital Input/Output Data Coding Format Binary Two’s Complement High Level Input Voltage VIH 0.7 VDD —— V Low Level Input Voltage VIL — — 0.3 VDD V High Level Output Voltage VOH 4.1 — — V IOH = -1 mA, VDD = 4.5V Low Level Output Voltage VOL —— 0.4 V IOL = 1 mA, VDD = 4.5V Input Leakage Current ILI -10 — 10 µA VIN = VSS or VDD Output Leakage Current ILO -10 — 10 µA VOUT = VSS or VDD Pin Capacitance CIN, COUT — — 10 pF TAMB = 25°C, f = 1 MHz, Note 1 Timing Specifications Clock Frequency (Note 8) FCLK 0.085 — 1.7 MHz VDD = 5V, FSAMPLE = 100 ksps Clock High Time tHI 275 — — ns Note 5 Clock Low Time tLO 275 — — ns Note 5 CS Fall To First Rising CLK Edge tSUCS 100 — — ns CLK Fall To Output Data Valid tDO — — 125 200 ns ns VDD = 5V, see Figure 1-2 VDD = 2.7V, see Figure 1-2 CLK Fall To Output Enable tEN — — 125 200 ns ns VDD = 5V, see Figure 1-2 VDD = 2.7V, see Figure 1-2 CS Rise To Output Disable tDIS — — 100 ns See test circuits, Figure 1-2; Note 1 CS Disable Time tCSH 580 — — ns DOUT Rise Time tR — — 100 ns See test circuits, Figure 1-2; Note 1 DOUT Fall Time tF — — 100 ns See test circuits, Figure 1-2; Note 1 ELECTRICAL SPECIFICATIONS (CONTINUED) Electrical Characteristics: Unless otherwise noted, all parameters apply at VDD = 5V, VSS = 0V, and VREF = 5V. Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with TAMB = -40°C to +85°C (Note 7). Conversion speed (FSAMPLE) is 100 ksps with FCLK = 17*FSAMPLE Parameter Symbol Min Typ Max Units Conditions Note 1: This specification is established by characterization and not 100% tested. 2: See characterization graphs that relate converter performance to VREF level. 3: VIN = 0.1V to 4.9V @ 1 kHz. 4: VDD = 5V DC ±500 mVP-P @ 1 kHz, see test circuit Figure 1-4. 5: Maximum clock frequency specification must be met. 6: VREF = 400 mV, VIN = 0.1V to 4.9V @ 1 kHz 7: MSOP devices are only specified at 25°C and +85°C. 8: For slow sample rates, see Section 5.2.1 “Maintaining Minimum Clock Speed” for limitations on clock frequency. 9: 4.5V - 5.5V is the supply voltage range for specified performance |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
