LPC1765 datasheet(70/79 Pages) NXP

70 / 79 page

LPC1769_68_67_66_65_64_63

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 5 April 2011

70 of 79

NXP Semiconductors

LPC1769/68/67/66/65/64/63

32-bit ARM Cortex-M3 microcontroller

order to keep the noise coupled in via the PCB as small as possible. Also parasitics

should stay as small as possible. Values of Cx1 and Cx2 should be chosen smaller

accordingly to the increase in parasitics of the PCB layout.

14.4 Standard I/O pin configuration

Figure 35 shows the possible pin modes for standard I/O pins with analog input function:

• Digital output driver: Open-drain mode enabled/disabled

• Digital input: Pull-up enabled/disabled

• Digital input: Pull-down enabled/disabled

• Digital input: Repeater mode enabled/disabled

• Analog input

The default configuration for standard I/O pins is input with pull-up enabled. The weak

MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.

Fig 35. Standard I/O pin configuration with analog input

VDD

ESD

VSS

ESD

strong

pull-up

strong

pull-down

VDD

weak

pull-up

weak

pull-down

open-drain enable

output enable

repeater mode

enable

pull-up enable

pull-down enable

data output

data input

analog input

select analog input

002aaf272

pin configured

as digital output

driver

pin configured

as digital input

pin configured

as analog input

LPC1765 Datasheet(PDF) 70 Page - NXP Semiconductors

LPC1765 Datasheet(HTML) 70 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL