AMC80

SBOS559

– MAY 2011

www.ti.com

OS CONFIGURATION/TEMPERATURE RESOLUTION REGISTER

Table 9. OS Configuration/Temperature Resolution Register (Address = 06h, Default = x1h; see Table 1)

BIT

NAME

TYPE

DESCRIPTION

0

OS Status

Read

This bit mirrors the state of the RST_OUT/OS pin when in OS mode.

1

OS Polarity

R/W

'1' selects OS to be active-high '0' selects OS to be active-low.

2

OS Mode Select

R/W

'1' selects One-Time-Interrupt mode; '0' selects Comparator mode.

Temperature

'1' selects 11-bit plus sign resolution temperature conversion; '0' selects the default 8-bit plus

3

R/W

Resolution Control

sign resolution temperature conversion.

4

Temp3

R/W

5

Temp2

R/W

The lower four LSBs of the 11-bit plus sign temperature data. For 8-bit plus sign temperature

data, bit 7 is the LSB and bits 4 to 6 are undefined.

6

Temp1

R/W

7

Temp0

R/W

CONVERSION RATE REGISTER

Table 10. Conversion Rate Register (Address = 07h, Default = 40h)

BIT

NAME

TYPE

DESCRIPTION

Controls conversion rate:

'0' = Programmable conversion rate by the following formula:

Monitoring delay = (ms) = 1.42

× (8 × N + 6)

0

CR1

R/W

where N can be set by bits 7:0 in the Conversion Rate Count Register (address 0Bh).

'1' = Fixed monitoring delay of 728 ms.

1

Reserved

R/W

'0' must be written to this bit.

2

Reserved

R/W

'0' must be written to this bit.

3

Reserved

R/W

'0' must be written to this bit.

4

Reserved

R/W

'0' must be written to this bit.

5

Reserved

R/W

'0' must be written to this bit.

6

Reserved

R/W

'0' must be written to this bit.

7

Reserved

R/W

'0' must be written to this bit.

VOLTAGE/TEMPERATURE CHANNEL DISABLE REGISTER

Table 11. Voltage/Temperature Channel Disable Register (Address = 08h, Default = 00h)

BIT

NAME

TYPE

DESCRIPTION

0

CH0

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH0.

1

CH1

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH1.

2

CH2

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH2.

3

CH3

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH3.

4

CH4

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH4.

5

CH5

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH5.

6

CH6

R/W

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for CH6.

'1' disables conversions and suppresses error events; Value RAM Register reads '0' for

7

Temp

R/W

temperature.

18

Submit Documentation Feedback

Copyright

© 2011, Texas Instruments Incorporated

Product Folder Link(s): AMC80