Electronic Components Datasheet Search
  English  ▼

X  

ACS411CS Datasheet(PDF) 11 Page - Semtech Corporation

Part # ACS411CS
Description  Acapella Optical Modem IC
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

ACS411CS Datasheet(HTML) 11 Page - Semtech Corporation

Back Button ACS411CS Datasheet HTML 7Page - Semtech Corporation ACS411CS Datasheet HTML 8Page - Semtech Corporation ACS411CS Datasheet HTML 9Page - Semtech Corporation ACS411CS Datasheet HTML 10Page - Semtech Corporation ACS411CS Datasheet HTML 11Page - Semtech Corporation ACS411CS Datasheet HTML 12Page - Semtech Corporation ACS411CS Datasheet HTML 13Page - Semtech Corporation ACS411CS Datasheet HTML 14Page - Semtech Corporation ACS411CS Datasheet HTML 15Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 43 page
background image
11
ACS411CS PRE-RELEASE Issue 6.0 July 1999.
ERRC and ERRL - Error Detection
These signals can be used to give an indication of
the quality of the optical link. Even when a DC signal
is applied to the data, maintenance and TCLK inputs,
the ACS411CS modem transmits data over the link
in each direction at the Fsys system frequency. This
transmit and control data is used to maintain the
timing and synchronisation.
The transmit and control data is constantly monitored
to make sure it is compatible with the 8B10B format.
If a coding error is detected ERRL will go High and
will remain High until reset. ERRL may be reset by
asserting PORB, or by removing the fiber optic cable
from one side of the link thereby forcing the device
temporarily out of lock.
ERRC produces a pulse on detection of each coding
error. These pulses may be accumulated by means
of an external electronic counter.
In the
microprocessor modes, the value on an internal
accumulating 8 bit counter can be read via the bus
interface address 0x1D.
Please note that ERRL and ERRC detect 8B10B
coding errors and not data errors, nevertheless
because of the complexity of the coding rules
employed on the ACS411CS, the absence of detected
errors on these pins will give a good indication of a
high quality link.
TmCLK and the reference clock for the (digital) clock
recovery and de-jittering PLLs (DPLL) for RmCLK
are derived digitally from the system clock for
256kbps by the division factors shown in Table 8. If
lower data rates than 256kbps are selected, the
256kHz clock will be divided down by a factor 2/4/8/
16/32 determined by MSEL(3:1).
Mode
FSys/256 kbps
16 x T1
271.40625
16 x E1
264
7 x T2
271.21875
4 x E2
264
1 x E3
268.5
1 x T3
262.125
1 x OC1
303.75
Table 8: System Clock Division Factors for
Maintenance Clock Generation (256kbps)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com