| Electronic Components Datasheet Search |
|
PCA9600DP Datasheet(PDF) 14 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9600DP Datasheet(HTML) 14 Page - NXP Semiconductors |
|
14 / 31 page ![]() PCA9600 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Product data sheet Rev. 5 — 5 May 2011 14 of 31 NXP Semiconductors PCA9600 Dual bidirectional bus buffer 10.1 Calculating system delays and bus clock frequency Effective delay of SCL at slave: 120 + 17VCCM +(2.5+4 × 109 × Cb) × VCCB + 10VCCS (ns). C=F; V=V. Fig 15. Falling edge of SCL at master is delayed by the buffers and bus fall times PCA9600 PCA9600 SCL SX local master bus VCCM SCL MASTER I2C-BUS Cs slave bus capacitance Cb buffered bus wiring capacitance Cm master bus capacitance Rm GND (0 V) VCCB buffered expansion bus TX/RX TX/RX SX Rb Rs I2C-BUS SLAVE VCCS remote slave bus 002aac847 Effective delay of SCL at master: 115 + (Rm × Cm) + (0.7 × Rb × Cb) (ns). C=F; R= Ω. Fig 16. Rising edge of SCL at master is delayed (clock stretch) by buffer and bus rise times PCA9600 SX local master bus VCCM SCL MASTER I2C-BUS Cb buffered bus wiring capacitance Cm master bus capacitance Rm GND (0 V) VCCB buffered expansion bus TX/RX TX/RX Rb 002aac848 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |