TMS320F28027DAQ datasheet(21/130 Pages) TI

21 / 130 page

TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022

TMS320F28021, TMS320F28020, TMS320F280200

www.ti.com

SPRS523F – NOVEMBER 2008 – REVISED DECEMBER 2010

Table 3-4. Impact of Using the Code Security Module

FLASH

ADDRESS

CODE SECURITY ENABLED

CODE SECURITY DISABLED

0x3F 7F80 – 0x3F 7FEF

Application code and data

Fill with 0x0000

0x3F 7FF0 – 0x3F 7FF5

Reserved for data only

Peripheral Frame 1 and Peripheral Frame 2 are grouped together to enable these blocks to be write/read

peripheral block protected. The protected mode makes sure that all accesses to these blocks happen as

written. Because of the pipeline, a write immediately followed by a read to different memory locations, will

appear in reverse order on the memory bus of the CPU. This can cause problems in certain peripheral

applications where the user expected the write to occur first (as written). The CPU supports a block

protection mode where a region of memory can be protected so that operations occur as written (the

penalty is extra cycles are added to align the operations). This mode is programmable and by default, it

protects the selected zones.

The wait-states for the various spaces in the memory map area are listed in Table 3-5 .

Table 3-5. Wait-states

AREA

WAIT-STATES (CPU)

COMMENTS

M0 and M1 SARAMs

0-wait

Fixed

Peripheral Frame 0

0-wait

Peripheral Frame 1

0-wait (writes)

Cycles can be extended by peripheral generated ready.

2-wait (reads)

Back-to-back write operations to Peripheral Frame 1 registers will incur

a 1-cycle stall (1-cycle delay).

Peripheral Frame 2

0-wait (writes)

Fixed. Cycles cannot be extended by the peripheral.

2-wait (reads)

L0 SARAM

0-wait data and program

Assumes no CPU conflicts

OTP

Programmable

Programmed via the Flash registers.

1-wait minimum

1-wait is minimum number of wait states allowed.

FLASH

Programmable

Programmed via the Flash registers.

0-wait Paged min

1-wait Random min

Random

≥ Paged

FLASH Password

16-wait fixed

Wait states of password locations are fixed.

Boot-ROM

0-wait

Functional Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320F28027 TMS320F28026 TMS320F28023 TMS320F28022 TMS320F28021

TMS320F28020 TMS320F280200

TMS320F28027DAQ Datasheet(PDF) 21 Page - Texas Instruments

TMS320F28027DAQ Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL