µP Reset Circuits with Capacitor-Adjustable

Reset/Watchdog Timeout Delay

______________________________________________________________________________________

13

Selector Guide

PART

RESET

THRESHOLD

ADJUSTABLE

RESET

THRESHOLD

STANDARD

WATCHDOG

TIMER

MIN/MAX

WATCHDOG

TIMER

PUSH/ PULL

RESET

OPEN-DRAIN

RESET

MANUAL

RESET

INPUT

MAX6746

X

—

X

—

X

—

X

MAX6747

X

—

X

—

—

X

X

MAX6748

—

X

X

—

X

—

—

MAX6749

—

X

X

—

—

X

—

MAX6750

X

X

X

—

X

—

—

MAX6751

X

X

X

—

—

X

—

MAX6752

X

—

—

X

X

—

—

MAX6753

X

—

—

X

—

X

—

TOP VIEW

WDI

SET1

GND

1

2

8

7

RESET

SWT

SRT

SET0

3

4

6

5

MAX6752

MAX6753

SOT23-8

Pin Configurations (continued)

MAX6748

MAX6749

MAX6750

MAX6751

RESET IN

GND

SRT

SWT

R1

R2

WDI

WDS

I/O

WDS = 0 FOR NORMAL MODE

MAX6749

MAX4751

μP

RESET

RESET

Typical Operating Circuit

PACKAGE

TYPE

PACKAGE

CODE

OUTLINE

NO.

LAND

PATTERN NO.

8 SOT23

K8-5

21-0078

90-0176

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns,

“-” in the package code indicates RoHS status only. Package

drawings may show a different suffix character, but the drawing

pertains to the package regardless of RoHS status.