TMS320DM8148 datasheet(21/360 Pages) TI1

21 / 360 page

TMS320DM8148, TMS320DM8147, TMS320DM8146

www.ti.com

SPRS647B

– MARCH 2011 – REVISED SEPTEMBER 2011

2.9

SGX530 Overview

The SGX530 is a vector/3D graphics accelerator for vector and 3-dimensional (3D) graphics applications.

The SGX530 graphics accelerator efficiently processes a number of various multimedia data types

concurrently:

•

Pixel data

•

Vertex data

•

Video data

This is achieved using a multi-threaded architecture using two levels of scheduling and data partitioning

enabling zero overhead task switching.

The SGX530 has the following major features:

•

Vector graphics and 3D graphics

•

Tile-based architecture

•

Universal Scalable Shader Engine (USSE

™) - multi-threaded engine incorporating pixel and vertex

shader functionality

•

Advanced shader feature set - in excess of Microsoft VS3.0, PS3.0, and OpenGL2.0

•

Industry standard API support - OpenGL ES 1.1 and 2.0, OpenVG v1.1

•

Fine-grained task switching, load balancing, and power management

•

Advanced geometry DMA driven operation for minimum CPU interaction

•

Programmable high-quality image anti-aliasing

•

POWERVR SGX core MMU for address translation from the core virtual address to the external

physical address (up to 4GB address range)

•

Fully-virtualized memory addressing for OS operation in a unified memory architecture

•

Advanced and standard 2D operations [e.g., vector graphics, block level transfers (BLTs), raster

operations (ROPs)]

For more details on the Secure State Machine (SSM), see the System MMU section of the Chip Level

Resources chapter of the TMS320DM814x DaVinci Digital Media Processors Technical Reference Manual

(Literature Number: SPRUGZ8).

2.10 Spinlock Module Overview

The Spinlock module provides hardware assistance for synchronizing the processes running on multiple

processors in the device:

•

ARM Cortex-A8 processor

•

C674x DSP

•

Media Controller

The Spinlock module implements 128 spinlocks (or hardware semaphores) that provide an efficient way to

perform a lock operation of a device resource using a single read-access, avoiding the need for a

read-modify-write bus transfer of which the programmable cores are not capable.

For more details on the Spinlock Module, see the Spinlock section of the Chip Level Resources chapter of

the TMS320DM814x DaVinci Digital Media Processors Technical Reference Manual (Literature Number:

SPRUGZ8).

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM8148 TMS320DM8147 TMS320DM8146

TMS320DM8148 Datasheet(PDF) 21 Page - Texas Instruments

TMS320DM8148 Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL