| Electronic Components Datasheet Search |
|
LC87BK08A Datasheet(PDF) 21 Page - Sanyo Semicon Device |
|
|
|||||||||||||||||||||||||||||
LC87BK08A Datasheet(HTML) 21 Page - Sanyo Semicon Device |
|
21 / 27 page ![]() LC87BK08A/06A/04A No.A1984-21/27 Continued from preceding page. Specification Parameter Symbol Pin/ remarks Conditions VDD[V] min typ max unit 2.7 to 5.5 0.92 1.6 IDDHALT(7) • HALT mode • FsX’tal=32.768kHz crystal oscillation mode • Internal low speed and medium speed RC oscillation stopped. • System clock set to 8MHz with frequency variable RC oscillation • 1/1 frequency division ratio 2.7 to 3.6 0.66 1.1 mA 2.7 to 5.5 15 68 IDDHALT(8) • HALT mode • External FsX’tal and FmCF oscillation stopped. • System clock set to internal low speed RC oscillation. • Internal medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio 2.7 to 3.6 9.0 35 5.0 15 39 IDDHALT(9) • HALT mode • External FsX’tal and FmCF oscillation stopped. • System clock set to internal low speed RC oscillation. • Internal medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio • Ta=-10 to +50°C 3.3 9.0 23 2.7 to 5.5 20 85 IDDHALT(10) • HALT mode • FsX’tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal low speed and medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio 2.7 to 3.6 5.6 30 5.0 20 51 HALT mode consumption current (Note 9-1) (Note 9-2) IDDHALT(11) • HALT mode • FsX’tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side • Internal low speed and medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio • Ta=-10 to +50°C 3.3 5.6 17 2.7 to 5.5 0.012 20 IDDHOLD(1) HOLD mode • CF1=VDD or open (External clock mode) 2.7 to 3.6 0.008 8.0 5.0 0.012 1.2 IDDHOLD(2) HOLD mode • CF1=VDD or open (External clock mode) • Ta=-10 to +50°C 3.3 0.008 0.59 2.7 to 5.5 2.0 23 IDDHOLD(3) HOLD mode • CF1=VDD or open (External clock mode) • LVD option selected 2.7 to 3.6 1.6 10 5.0 2.0 3.8 HOLD mode consumption current (Note 9-1) (Note 9-2) IDDHOLD(4) HOLD mode • CF1=VDD or open (External clock mode) • Ta=-10 to +50°C • LVD option selected 3.3 1.6 2.8 2.7 to 5.5 16 70 IDDHOLD(5) Timer HOLD mode • FsX’tal=32.768 kHz crystal oscillation mode 2.7 to 3.6 4.2 25 5.0 16 42 Timer HOLD mode consumption current (Note 9-1) (Note 9-2) IDDHOLD(6) VDD1 Timer HOLD mode • FsX’tal=32.768kHz crystal oscillation mode • Ta=-10 to +50°C 3.3 4.2 11 μA Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors. Note9-2: The consumption current values do not include operational current of LVD function if not specified. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |