 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM1808 Datasheet(PDF) 172 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM1808 Datasheet(HTML) 172 Page - Texas Instruments |
|
|
172 / 262 page  AM1808 SPRS653C – FEBRUARY 2010 – REVISED DECEMBER 2011 www.ti.com 5.18.3 I2C Electrical Data/Timing 5.18.3.1 Inter-Integrated Circuit (I2C) Timing Table 5-85 and Table 5-86 assume testing over recommended operating conditions (see Figure 5-41 and Figure 5-42). Table 5-85. Timing Requirements for I2C Input 1.3V, 1.2V, 1.1V, 1.0V NO. PARAMETER Standard Mode Fast Mode UNIT MIN MAX MIN MAX 1 tc(SCL) Cycle time, I2Cx_SCL 10 2.5 μs 2 tsu(SCLH-SDAL) Setup time, I2Cx_SCL high before I2Cx_SDA low 4.7 0.6 μs 3 th(SCLL-SDAL) Hold time, I2Cx_SCL low after I2Cx_SDA low 4 0.6 μs 4 tw(SCLL) Pulse duration, I2Cx_SCL low 4.7 1.3 μs 5 tw(SCLH) Pulse duration, I2Cx_SCL high 4 0.6 μs 6 tsu(SDA-SCLH) Setup time, I2Cx_SDA before I2Cx_SCL high 250 100 ns 7 th(SDA-SCLL) Hold time, I2Cx_SDA after I2Cx_SCL low 0 0 0.9 μs 8 tw(SDAH) Pulse duration, I2Cx_SDA high 4.7 1.3 μs 9 tr(SDA) Rise time, I2Cx_SDA 1000 20 + 0.1Cb 300 ns 10 tr(SCL) Rise time, I2Cx_SCL 1000 20 + 0.1Cb 300 ns 11 tf(SDA) Fall time, I2Cx_SDA 300 20 + 0.1Cb 300 ns 12 tf(SCL) Fall time, I2Cx_SCL 300 20 + 0.1Cb 300 ns 13 tsu(SCLH-SDAH) Setup time, I2Cx_SCL high before I2Cx_SDA high 4 0.6 μs 14 tw(SP) Pulse duration, spike (must be suppressed) N/A 0 50 ns 15 Cb Capacitive load for each bus line 400 400 pF Table 5-86. Switching Characteristics for I2C (1) 1.3V, 1.2V, 1.1V, 1.0V NO. PARAMETER Standard Mode Fast Mode UNIT MIN MAX MIN MAX 16 tc(SCL) Cycle time, I2Cx_SCL 10 2.5 μs 17 tsu(SCLH-SDAL) Setup time, I2Cx_SCL high before I2Cx_SDA low 4.7 0.6 μs 18 th(SDAL-SCLL) Hold time, I2Cx_SCL low after I2Cx_SDA low 4 0.6 μs 19 tw(SCLL) Pulse duration, I2Cx_SCL low 4.7 1.3 μs 20 tw(SCLH) Pulse duration, I2Cx_SCL high 4 0.6 μs 21 tsu(SDAV-SCLH) Setup time, I2Cx_SDA valid before I2Cx_SCL high 250 100 ns 22 th(SCLL-SDAV) Hold time, I2Cx_SDA valid after I2Cx_SCL low 0 0 0.9 μs 23 tw(SDAH) Pulse duration, I2Cx_SDA high 4.7 1.3 μs 28 tsu(SCLH-SDAH) Setup time, I2Cx_SCL high before I2Cx_SDA high 4 0.6 μs (1) I2C must be configured correctly to meet the timings in Table 5-86. 172 Peripheral Information and Electrical Specifications Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): AM1808 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
