Electronic Components Datasheet Search
  English  ▼

X  

AFS090 Datasheet(PDF) 142 Page - Microsemi Corporation

Part # AFS090
Description  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AFS090 Datasheet(HTML) 142 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 138Page - Microsemi Corporation AFS090 Datasheet HTML 139Page - Microsemi Corporation AFS090 Datasheet HTML 140Page - Microsemi Corporation AFS090 Datasheet HTML 141Page - Microsemi Corporation AFS090 Datasheet HTML 142Page - Microsemi Corporation AFS090 Datasheet HTML 143Page - Microsemi Corporation AFS090 Datasheet HTML 144Page - Microsemi Corporation AFS090 Datasheet HTML 145Page - Microsemi Corporation AFS090 Datasheet HTML 146Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 334 page
background image
Device Architecture
2- 12 6
R e v isio n 2
Examples
Calculating Accuracy for an Uncalibrated Analog Channel
Formula
For a given prescaler range, EQ 30 gives the output voltage.
Output Voltage = (Channel Output Offset in V) + (Input Voltage x Channel Gain)
EQ 30
where
Channel Output offset in V = Channel Input offset in LSBs x Equivalent voltage per LSB
Channel Gain Factor = 1+ (% Channel Gain / 100)
Example
Input Voltage = 5 V
Chosen Prescaler range = 8 V range
Refer to Table 2-51 on page 2-124.
Max. Output Voltage = (Max Positive input offset) + (Input Voltage x Max Positive Channel Gain)
Max. Positive input offset = (21 LSB) x (8 mV per LSB in 10-bit mode)
Max. Positive input offset = 166 mV
Max. Positive Gain Error = +3%
Max. Positive Channel Gain = 1 + (+3% / 100)
Max. Positive Channel Gain = 1.03
Max. Output Voltage = (166 mV) + (5 V x 1.03)
Max. Output Voltage = 5.316 V
Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages
Typical Conditions, TA = 25°C
Input Voltage
(V)
Calibrated Typical Error per Positive Prescaler Setting 1 (%FSR)
Direct ADC 2,3
(%FSR)
16 V (AT)
16 V (12 V)
(AV/AC)
8 V
(AV/AC)
4 V (AT)
4 V
(AV/AC)
2 V
(AV/AC)
1 V
(AV/AC)
VAREF = 2.56 V
15
1
14
1
12
1
1
52
2
1
3.3
2
2
1
1
1
2.5
3
2
1
1
1
1
1.8
4
4
1
1
1
1
1
1.5
5
5
2
2
2
1
1
1.2
7
6
2
2
2
1
1
0.9
9
9
4
3
3
1
1
1
Notes:
1. Requires enabling Analog Calibration using SmartGen Analog System Builder. For further details, refer to the
"Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the
Fusion FPGA Fabric User’s Guide.
2. Direct ADC mode using an external VAREF of 2.56V±4.6mV, without Analog Calibration macro.
3. For input greater than 2.56 V, the ADC output will saturate. A higher VAREF or prescaler usage is recommended.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com