AFS090 datasheet(162/334 Pages) MICROSEMI

162 / 334 page

Device Architecture

2- 14 6

R e v isio n 2

5 V Input Tolerance

I/Os can support 5 V input tolerance when LVTTL 3.3 V, LVCMOS 3.3 V, LVCMOS 2.5 V / 5 V, and

LVCMOS 2.5 V configurations are used (see Table 2-77 on page 2-149 for more details). There are four

recommended solutions (see Figure 2-101 to Figure 2-104 on page 2-148 for details of board and macro

setups) to achieve 5 V receiver tolerance. All the solutions meet a common requirement of limiting the

voltage at the input to 3.6 V or less. In fact, the I/O absolute maximum voltage rating is 3.6 V, and any

voltage above 3.6 V may cause long-term gate oxide failures.

Solution 1

The board-level design needs to ensure that the reflected waveform at the pad does not exceed the limits

provided in Table 3-4 on page 3-4. This is a long-term reliability requirement.

This scheme will also work for a 3.3 V PCI / PCI-X configuration, but the internal diode should not be

used for clamping, and the voltage must be limited by the two external resistors, as explained below.

Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.

The following are some examples of possible resistor values (based on a simplified simulation model

with no line effects and 10

Ω transmitter output resistance, where Rtx_out_high = (VCCI – VOH) / IOH,

Rtx_out_low = VOL / IOL).

Example 1 (high speed, high current):

Rtx_out_high = Rtx_out_low = 10

R1 = 36

Ω (±5%), P(r1)min = 0.069 Ω

R2 = 82

Ω (±5%), P(r2)min = 0.158 Ω

Imax_tx = 5.5 V / (82 * 0.95 + 36 * 0.95 + 10) = 45.04 mA

tRISE =tFALL = 0.85 ns at C_pad_load = 10 pF (includes up to 25% safety margin)

tRISE =tFALL = 4 ns at C_pad_load = 50 pF (includes up to 25% safety margin)

Example 2 (low–medium speed, medium current):

Rtx_out_high = Rtx_out_low = 10

R1 = 220

Ω (±5%), P(r1)min = 0.018 Ω

R2 = 390

Ω (±5%), P(r2)min = 0.032 Ω

Imax_tx = 5.5 V / (220 * 0.95 + 390 * 0.95 + 10) = 9.17 mA

tRISE =tFALL = 4 ns at C_pad_load = 10 pF (includes up to 25% safety margin)

tRISE =tFALL = 20 ns at C_pad_load = 50 pF (includes up to 25% safety margin)

Other values of resistors are also allowed as long as the resistors are sized appropriately to limit the

voltage at the receiving end to 2.5 V < Vin(rx) < 3.6 V when the transmitter sends a logic 1. This range of

Vin_dc(rx) must be assured for any combination of transmitter supply (5 V ± 0.5 V), transmitter output

resistance, and board resistor tolerances.

AFS090 Datasheet(PDF) 162 Page - Microsemi Corporation

AFS090 Datasheet(HTML) 162 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL