| Electronic Components Datasheet Search |
|
MPC8377E Datasheet(PDF) 26 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8377E Datasheet(HTML) 26 Page - Freescale Semiconductor, Inc |
|
26 / 127 page ![]() MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8 26 Freescale Semiconductor 8.2.1.2 MII Receive AC Timing Specifications This table provides the MII receive AC timing specifications. This figure provides the AC test load for eTSEC. Figure 8. eTSEC AC Test Load Table 27. MII Receive AC Timing Specifications At recommended operating conditions with LVDD of 3.3 V ± 5%. Parameter Symbol1 Min Typical Max Unit Input low voltage VIL —— 0.7 V Input high voltage VIH 1.9 — — V RX_CLK clock period 10 Mbps tMRX — 400 — ns RX_CLK clock period 100 Mbps tMRX —40 — ns RX_CLK duty cycle tMRXH/tMRX 35 — 65 % RXD[3:0], RX_DV, RX_ER setup time to RX_CLK tMRDVKH 10.0 — — ns RXD[3:0], RX_DV, RX_ER hold time to RX_CLK tMRDXKH 10.0 — — ns RX_CLK clock rise time (20%–80%) tMRXR 1.0 — 4.0 ns RX_CLK clock fall time (80%–20%) tMRXF 1.0 — 4.0 ns Note: 1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference (K) going to the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). Output Z0 = 50 Ω LVDD/2 RL = 50 Ω |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |