Electronic Components Datasheet Search
  English  ▼

X  

MPC5554MVR80 Datasheet(PDF) 27 Page - Freescale Semiconductor, Inc

Part # MPC5554MVR80
Description  Microcontroller
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5554MVR80 Datasheet(HTML) 27 Page - Freescale Semiconductor, Inc

Back Button MPC5554MVR80 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5554MVR80 Datasheet HTML 31Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 58 page
background image
Electrical Characteristics
MPC5554 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
27
Figure 5. Reset and Configuration Pin Timing
3.13.2
IEEE 1149.1 Interface Timing
Table 20. JTAG Pin AC Electrical Characteristics 1
1 These specifications apply to JTAG boundary scan only. JTAG timing specified at: V
DDE = 3.0–3.6 V and TA = TL to TH.
Refer to Table 21 for Nexus specifications.
Spec
Characteristic
Symbol
Min.
Max.
Unit
1
TCK cycle time
tJCYC
100
—
ns
2
TCK clock pulse width (measured at VDDE  2)
tJDC
40
60
ns
3
TCK rise and fall times (40% to 70%)
tTCKRISE
—3
ns
4
TMS, TDI data setup time
tTMSS, tTDIS
5—
ns
5
TMS, TDI data hold time
tTMSH, tTDIH
25
—
ns
6
TCK low to TDO data valid
tTDOV
—20
ns
7
TCK low to TDO data invalid
tTDOI
0—
ns
8
TCK low to TDO high impedance
tTDOHZ
—20
ns
9
JCOMP assertion time
tJCMPPW
100
—
ns
10
JCOMP setup time to TCK low
tJCMPS
40
—
ns
11
TCK falling-edge to output valid
tBSDV
—50
ns
12
TCK falling-edge to output valid out of high impedance
tBSDVZ
—50
ns
13
TCK falling-edge to output high impedance (Hi-Z)
tBSDHZ
—50
ns
14
Boundary scan input valid to TCK rising-edge
tBSDST
50
—
ns
15
TCK rising-edge to boundary scan input invalid
tBSDHT
50
—
ns
1
2
RESET
RSTOUT
WKPCFG
PLLCFG
3
4
BOOTCFG
RSTCFG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com