Electronic Components Datasheet Search
  English  ▼

X  

DS8908 Datasheet(PDF) 2 Page - Texas Instruments

Part # DS8908
Description  DS8908B AM/FM Digital Phase-Locked Loop Frequency Synthesizer
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DS8908 Datasheet(HTML) 2 Page - Texas Instruments

  DS8908 Datasheet HTML 1Page - Texas Instruments DS8908 Datasheet HTML 2Page - Texas Instruments DS8908 Datasheet HTML 3Page - Texas Instruments DS8908 Datasheet HTML 4Page - Texas Instruments DS8908 Datasheet HTML 5Page - Texas Instruments DS8908 Datasheet HTML 6Page - Texas Instruments DS8908 Datasheet HTML 7Page - Texas Instruments DS8908 Datasheet HTML 8Page - Texas Instruments DS8908 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
TLF5111
June 1990
DS8908B AMFM Digital Phase-Locked
Loop Frequency Synthesizer
General Description
The DS8908B is a PLL synthesizer designed specifically for
use in AMFM radios It contains the reference oscillator a
phase comparator a charge pump an operational amplifier
a 120 MHz ECLI2L dual modulus programmable divider
and a 19-bit shift registerlatch for serial data entry The
device is designed to operate with a serial data controller
generating the necesary division codes for each frequency
and logic state information for radio function inputsoutputs
A 396 MHz pierce oscillator and divider chain generate a
198 MHz external controller clock a 20 kHz 10 kHz 9 kHz
and a 1 kHz reference signals and a 50 Hz time-of-day
signal The oscillator and divider chain are sourced by the
VCCM pin thus providing a low power controller clock drive
and time-of-day indication when the balance of the PLL is
powered down
The 21-bit serial data steram is transferred between the fre-
quency synthesizer and the controller via a 3-wire bus sys-
tem comprised of a data line a clock line and an enable
line
The first 2 bits in the serial data stream address the synthe-
sizer thus permitting other devices such as display drivers to
share the same bus The next 14 bits are used for the
PLL(Na1) divide code The 15th bit is used internally to
select the AM or FM local oscillator input A high level on
this bit enables the FM input and a low level enables the AM
input The 16th and 17th bits are used to select one of the 4
reference frequencies The 18th and 19th bits are connect-
ed via latches to open collector outputs These outputs can
be used to drive radio functions such as gain mute AM
FM or charge pump current source levels
The PLL consists of a 14-bit programmable I2L divider an
ECL phase comparator an ECL dual modulus (pp a1) pre-
scaler a high speed charge pump and an operational am-
plifier The programmable divider divides by (Na1) N being
the number loaded into the shift register The programmable
divider is clocked through a d
prescaler by the AM input
or through a d
prescaler by the FM input The AM input
will work at frequencies up to 15 MHz while the FM input
works up to 120 MHz The VCO can be tuned with a fre-
quency resolution of either 1 kHz 9 kHz 10 kHz or 20 kHz
The buffered AM and FM inputs are self-biased and can be
driven directly by the VCO through a capacitor The ECL
phase comparator produces very accurate resolution of the
phase difference between the input signal and the reference
oscillator The high speed charge pump consists of a
switchable constant current source and sink The charge
pump can be programmed to deliver from 75 mA to 750 mA
of constant current by connection of an external resistor
from pin RPROGRAM to ground or the open collector bit out-
puts Connection of programming resistors to the bit outputs
enables the controller to adjust the loop gain for the particu-
lar reference frequency selected The charge pump will
source current if the VCO frequency is high and sink
current if the VCO frequency is low The low noise opera-
tional amplifier provided has a high impedance JFET input
and a large output voltage range The op amp’s negative
input is common with the charge pump output and its posi-
tive input is internally biased
Features
Y
Uses inexpensive 396 MHz reference crystal
Y
FIN capability greater than 120 MHz allows direct syn-
thesis at FM frequencies
Y
FM resolution of either 10 kHz or 20 kHz allows usage
of 107 MHz ceramic filter distribution
Y
Serial data entry for simplified control
Y
50 Hz output for time-of-day reference driven from sep-
arate low power VCCM
Y
2 open collector buffered outputs for controlling various
radio functions or loop gain
Y
Separate AM and FM inputs AM input has 15 mV (typi-
cal) hysteresis
Y
Programmable charge pump current sources enable ad-
justment of system loop gain
Y
Operational amplifier provides high impedance load to
charge pump output and a wide voltage range for the
VCO input
Connection Diagram
Dual-In-Line Package
TLF5111 – 1
Top View
Order Number DS8908BN
See NS Package Number N20A
TRI-STATE
is a registered trademark of National Semiconductor Corp
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com