| Electronic Components Datasheet Search |
|
L6472PD Datasheet(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6472PD Datasheet(HTML) 18 Page - STMicroelectronics |
|
18 / 69 page ![]() Pin connection L6472 18/69 Doc ID 022729 Rev 1 3 STBY\RST Logic input Standby and reset pin. LOW logic level resets the logic and puts the device into standby mode. If not used, it should be connected to VDD 25 STCK Logic input Step-clock input EPAD Exposed pad Ground Internally connected to PGND, AGND and DGND pins Table 6. Pin description (continued) No. Name Type Function |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |