| Electronic Components Datasheet Search |
|
SN75LP185ADW Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN75LP185ADW Datasheet(HTML) 7 Page - Texas Instruments |
|
7 / 10 page ![]() SN75LP185A LOW-POWER MULTIPLE RS-232 DRIVERS AND RECEIVERS SLLS257G – AUGUST 1996 – REVISED SEPTEMBER 1998 7 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PARAMETER MEASUREMENT INFORMATION IO II CL VI VO Inputs Outputs tPLH tPHL tTLH tTHL 4 V 0 V VOH VOL VI VO 50% 50% 50% 50% 90% 90% 10% 10% tw NOTES: A. The pulse generator has the following characteristics: tw = 4 µs, PRR = 250 kbit/s, ZO = 50 Ω, tr = tf < 50 ns. B. CL includes probe and jig capacitance. Figure 4. Receiver Parameter Test Circuit and Waveform IO II VI VO Inputs Outputs VCC GND Figure 5. Receiver IOS Test APPLICATION INFORMATION Diodes placed in series with the VDD and VSS leads protect the SN75LP185A in the fault condition when the device outputs are shorted to ±15 V and the power supplies are at low voltage and provide low-impedance paths to ground (see Figure 6). SN75LP185A Output SN75LP185A Output VDD VSS Figure 6. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |