TAS5066 datasheet(39/64 Pages) TI1

39 / 64 page

System Procedures for Initialization, Changing Data Rates, and Switching Between Master and Slave Mode

SLES089—January 2004

TAS5066

< 2 ms

MCLK

RESET

ERR_RCVRY

ERR_RCVRY and MUTE can

be set at any time prior to 2 ms

following the low-to-high

transition of RESET

MUTE

Wait a minimum of 100

µs

after the low-to-high

transition of RESET

> 5 ms

Release ERR_RCVRY and

then MUTE when I2C

registers are programmed

Volume ramp

up 120 ms

Set serial interface format, data

rate, volume, ... via I2C

Figure 4−2. Extending the I2C Write Interval Following Low-to-High Transition of RESET Terminal

The operation of the TAS5066 can be tailored as desired to meet specific operating requirements by adjusting

the following:

•

Volume

•

Data sample rate

•

Emphasis/deemphasis settings

•

Individual channel mute

•

Automute delay register

•

DC-offset control registers

If desired, the TAS5066 can be set to perform an unmute sequence following the low-to-high transition of the

ERR_RCVRY terminal or the error recovery I2C command (register X03 bit D2). This capability is set by writing

x7F to the individual error recovery register (x04) and an x84 to x1F (a feature enable register).

4.2

Data Sample Rate

If the master clock is well-behaved during the frequency transition (no MCLK_IN high or low clock periods less

than 20 ns), then a simple speed selection is performed by setting the DBSPD terminal or the serial control

a completely silent transition. The timing of this control sequence is shown in Figure 4−3 and Figure 4−4.

TAS5066 Datasheet(PDF) 39 Page - Texas Instruments

TAS5066 Datasheet(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL