Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STM8S207MB Datasheet(PDF) 82 Page - STMicroelectronics

Part # STM8S207MB
Description  Performance line, 24 MHz STM8S 8-bit MCU, up to 128 KB Flash
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S207MB Datasheet(HTML) 82 Page - STMicroelectronics

Back Button STM8S207MB Datasheet HTML 78Page - STMicroelectronics STM8S207MB Datasheet HTML 79Page - STMicroelectronics STM8S207MB Datasheet HTML 80Page - STMicroelectronics STM8S207MB Datasheet HTML 81Page - STMicroelectronics STM8S207MB Datasheet HTML 82Page - STMicroelectronics STM8S207MB Datasheet HTML 83Page - STMicroelectronics STM8S207MB Datasheet HTML 84Page - STMicroelectronics STM8S207MB Datasheet HTML 85Page - STMicroelectronics STM8S207MB Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 103 page
background image
Electrical characteristics
STM8S207xx, STM8S208xx
82/103
Doc ID 14733 Rev 12
10.3.10
10-bit ADC characteristics
Subject to general operating conditions for VDDA, fMASTER, and TA unless otherwise
specified.
Table 44.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
VDDA = 3 to 5.5 V
1
4
MHz
VDDA = 4.5 to 5.5 V
1
6
VDDA
Analog supply
3
5.5
V
VREF+
Positive reference voltage
2.75(1)
1.
Data guaranteed by design, not tested in production..
VDDA
V
VREF-
Negative reference voltage
VSSA
0.5(1)
V
VAIN
Conversion voltage range(2)
2.
During the sample time the input capacitance CAIN (3 pF max) can be charged/discharged by the external
source. The internal resistance of the analog source must allow the capacitance to reach its final voltage
level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on
the conversion result. Values for the sample clock tS depend on programming.
VSSA
VDDA
V
Devices with external
VREF+/VREF- pins
VREF-
VREF+
V
CADC
Internal sample and hold
capacitor
3pF
tS
(2)
Sampling time
fADC = 4 MHz
0.75
µs
fADC = 6 MHz
0.5
tSTAB
Wakeup time from standby
7
µs
tCONV
Total conversion time (including
sampling time, 10-bit resolution)
fADC = 4 MHz
3.5
µs
fADC = 6 MHz
2.33
µs
14
1/fADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com