Electronic Components Datasheet Search
  English  ▼

X  

CXD3003 Datasheet(PDF) 42 Page - Sony Corporation

Part # CXD3003
Description  CD Digital Signal Processor with Built-in Digital Servo and DAC
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONY [Sony Corporation]
Direct Link  http://www.sony.co.jp
Logo SONY - Sony Corporation

CXD3003 Datasheet(HTML) 42 Page - Sony Corporation

Back Button CXD3003 Datasheet HTML 38Page - Sony Corporation CXD3003 Datasheet HTML 39Page - Sony Corporation CXD3003 Datasheet HTML 40Page - Sony Corporation CXD3003 Datasheet HTML 41Page - Sony Corporation CXD3003 Datasheet HTML 42Page - Sony Corporation CXD3003 Datasheet HTML 43Page - Sony Corporation CXD3003 Datasheet HTML 44Page - Sony Corporation CXD3003 Datasheet HTML 45Page - Sony Corporation CXD3003 Datasheet HTML 46Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 137 page
background image
– 42 –
CXD3003R
Command
Data 3
Function
specification
DAC
EMPH
DAC
ATT
0
0
D15
D14
D13
D12
These command bits control the DAC.
Note) For normal stereo, channel 1 is the left channel and channel 2 is the right channel.
Command bit
DAC EMPH = 1
DAC EMPH = 0
Applies digital de-emphasis. The emphasis constants are
τ1 = 50µs and τ2 = 15µs
when Fs = 44.1kHz.
Turns digital de-emphasis off.
Processing
Command bit
DAC ATT = 1
DAC ATT = 0
Identical digital attenuation control is used for both channels 1 and 2. When common
attenuation data is specified, the attenuation values for channel 1 are used.
Independent digital attenuation control is used for both channels 1 and 2.
Processing
• I/O sync circuit
Related pins: LRCK and XWO, Related command: XWOC
During normal operation, the I/O sync circuit automatically synchronizes with the input LRCK, and its operation
proceeds in phase with the serial input data. However, there is a chance that synchronization will not be
performed if there is a great deal of jitter in LRCK, or if the power has just been turned on, etc. In this case,
forced synchronization is possible by setting the XWO pin or command XWOC low (0) for 2/Fs or more. Forced
synchronization must also be performed when switching the clock system such as when switching from CLV
mode to CAV mode and vice versa, or when switching the operating frequency, etc. The forced
synchronization operation is performed at the second rising edge of LRCK after the XWO pin is set low or the
XWOC command 19 set to 0.
∗ This is used to perform resynchronization to DAC.
This command has the function equal to the external pin XWO's.
Set to high or 1 for the external pin or unused side of the command register.
Command bit
External pin
XWOC
XWO
Processing
DAC sync window is open.
DAC sync window is not open.
0
0
1
1
L
H
L
H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com