| Electronic Components Datasheet Search |
|
WM8946ECS/R Datasheet(PDF) 56 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8946ECS/R Datasheet(HTML) 56 Page - Wolfson Microelectronics plc |
|
56 / 175 page ![]() WM8946 Production Data w PD, July 2012, Rev 4.3 56 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 1 AUX2_TO_OUTR 0 AUX2 Audio Input to Right Output Mixer select 0 = Disabled 1 = Enabled 0 AUX1_TO_OUTR 0 AUX1 Audio Input to Right Output Mixer select 0 = Disabled 1 = Enabled R52 (34h) Line R mixer control 2 6 BYPR_TO_OUTR _ATTEN 0 Right Input PGA (ADC bypass) to Right Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation 3 DACL_TO_OUTR _ATTEN 0 Left DAC to Right Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation 2 DACR_TO_OUTR _ATTEN 0 Right DAC to Right Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation 1 AUX2_TO_OUTR _ATTEN 0 AUX2 Audio Input to Right Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation 0 AUX1_TO_OUTR _ATTEN 0 AUX1 Audio Input to Right Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation Table 32 Right Output Mixer (MIXOUTR) Control SPEAKER PGA MIXER CONTROL The Speaker PGA mixer controls are described in Table 33 for the left channel (MIXSPKL) and Table 34 for the right channel (MIXSPKR). These allow any of the DACL/R, Inverted DACL/R, AUX1/2 and one of the ADC Bypass signals to be mixed. The output of each PGA mixer can be muted also, using the SPKL_MIX_MUTE and SPKR_MIX_MUTE bits. Note that the output from the Speaker PGA mixer is also controlled by the Speaker PGA Volume control and the Speaker Output control described in the following sections. Care should be taken when enabling more than one path to the Speaker PGA mixers in order to avoid clipping. The gain of each input path is adjustable using a selectable -6dB control in each path to facilitate this. Note that the attenuation control fields DACL_TO_PGAL_ATTEN and DACR_TO_PGAL_ATTEN control both the DAC and the Inverted DAC mixer paths to the Left Speaker PGA mixer. The equivalent applies to DACL_TO_PGAR_ATTEN and DACR_TO_PGAR_ATTEN also. Note that the DAC input levels may also be controlled by the DAC digital volume control - see “Digital to Analogue Converter (DAC)” for further details. When the AUX1 or AUX2 pin is used as an audio input, that pin must be configured for audio using the AUX1_AUDIO or AUX2_AUDIO register bits. These bits are defined in Table 2 (see “Analogue Input Signal Path”). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |