| Electronic Components Datasheet Search |
|
AD28MSP02 Datasheet(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD28MSP02 Datasheet(HTML) 12 Page - Analog Devices |
|
12 / 20 page ![]() AD28msp02 REV. 0 –12– DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS Symbol Parameter Min Typ Max Unit Test Condition VIH Input High Voltage 2.4 V VDD = max VIL Input Low Voltage 0.8 V VDD = min VOH Output High Voltage 2.4 V VDD = min, IOH = –0.5 mA VOL Output Low Voltage 0.4 V VDD = min, IOL = 2 mA IIH High Level Input Current 10 µAV DD = max, VIN = max IIL Low Level Input Current 10 µAV DD = max, VIN = 0 V IOZL Low Level Output 3-State Leakage Current 10 µAV DD = max, VIN = max IOZH High Level Output 3-State Leakage Current 10 µAV DD = max, VIN = 0 V CI Digital Input Capacitance 10 pF ANALOG INTERFACE ELECTRICAL CHARACTERISTICS Symbol Parameter Min Typ Max Unit ADC: IL Input Leakage Current at VINNORM, VINAUX 10 nA RI Input Resistance 1 at VIN NORM, VINAUX 100 M Ω CIL Input Load Capacitance 1 at VIN NORM, VINAUX 10 pF VINMAX Maximum Input Range 2 3.156 V p-p DAC: RO Output Resistance 1, 3 1 Ω VOOFF Output DC Offset 4 400 mV COL Output Load Capacitance 3 100 pF VVREF Voltage Reference (VREF) 2.25 2.75 V VO Maximum Voltage Output Swing (p-p) Across RL Single-Ended 3.156 V Differential 6.312 V RL Load Resistance 3 2k Ω Test Conditions for all analog interface tests: Unity input gain, A/D 20 dB preamplifier bypassed, D/A PGA set for 0 dB gain, no load on analog output (VOUTP–VOUTN). 1Guaranteed but not tested. 2At input to sigma-delta modulator of ADC. 3At VOUT P-VOUTN. 4Between VOUT P and VOUTN. POWER DISSIPATION Symbol Parameter Min Max Unit VCC Analog Operating Voltage 4.5 5.5 V VDD Digital Operating Voltage 4.5 5.5 V IDD Operating Current Active 1 40 mA P1 Power Dissipation Active 1 200 mW IDD Operating Current Inactive2 0.5 mA P0 Power Dissipation Inactive 2 2.5 mW Test conditions: VDD = VCC = 5.0 V, MCLK frequency 13.0 MHz, no load on digital pins, analog inputs ac-coupled to ground, no load on analog output (VOUTP–VOUTN) IActive: AD28msp02 operational (PWDD and PWDA set to 1 in control register). 2Inactive: AD28msp02 in powerdown state (PWDD and PWDA set to 0 in control register) and MCLK tied to V DD. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |