Electronic Components Datasheet Search
  English  ▼

X  

AD676 Datasheet(PDF) 4 Page - Analog Devices

Part # AD676
Description  16-Bit 100 kSPS Sampling ADC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD676 Datasheet(HTML) 4 Page - Analog Devices

  AD676 Datasheet HTML 1Page - Analog Devices AD676 Datasheet HTML 2Page - Analog Devices AD676 Datasheet HTML 3Page - Analog Devices AD676 Datasheet HTML 4Page - Analog Devices AD676 Datasheet HTML 5Page - Analog Devices AD676 Datasheet HTML 6Page - Analog Devices AD676 Datasheet HTML 7Page - Analog Devices AD676 Datasheet HTML 8Page - Analog Devices AD676 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD676
REV. A
–4–
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Units
Conversion Time
2
tC
10
1000
µs
CLK Period
3
tCLK
480
ns
Calibration Time
tCT
85,530
tCLK
Sampling Time (Included in tC)tS
2
µs
CAL to BUSY Delay
tCALB
75
150
ns
BUSY to SAMPLE Delay
tBS
2
µs
SAMPLE to BUSY Delay
tSB
15
100
ns
CLK HIGH
4
tCH
50
ns
CLK LOW
4
tCL
50
ns
SAMPLE LOW to 1st CLK Delay
tSC
50
ns
SAMPLE LOW
tSL
100
ns
Output Delay
tOD
125
200
ns
Status Delay
tSD
50
ns
CAL HIGH Time
tCALH
50
ns
NOTES
1See the “CONVERSION CONTROL” and “AUTOCALIBRATION” sections for detailed explanations of the above timing.
2Depends upon external clock frequency; includes acquisition time and conversion time. The maximum conversion time is specified to account for the droop of the
internal sample/hold function. Longer conversion times may degrade performance. See “General Conversion Guidelines” for additional explanation of maximum con-
version time.
3580 ns is recommended for optimal accuracy over temperature.
4t
CH + tCL = tCLK and must be greater than 480 ns.
CAL
BUSY
CLK
t
CH
t
CL
t
CLK
tCALB
t
OD
t
CT
CALH
t
Figure 1. Calibration Timing
SAMPLE
(INPUT)
CLK
(INPUT)
BIT 1 – BIT 16
(OUTPUTS)
BUSY
(OUTPUT)
1
234
5
t
S
t
SL
t
SC
t
CLK
t
CL
t
CH
t
OD
t
SD
t
SB
t
BS
t
C
13
14
15
16
17
(PREVIOUS CONVERSION)
(NEW DATA)
Figure 2a. General Conversion Timing
SAMPLE
(INPUT)
CLK
(INPUT)
BIT 1 – BIT 16
(OUTPUTS)
BUSY
(OUTPUT)
1
234
5
t
S
t
SL
t
SC
t
CLK
t
CL
t
CH
t
OD
t
SD
t
SB
t
BS
t
C
13
14
15
16
17
t
S
(PREVIOUS CONVERSION)
(NEW DATA)
Figure 2b. Continuous Conversion Timing
(TMIN to TMAX VCC = +12 V
5%, VEE = –12 V
5%, VDD = +5 V
10%, VREF = 10.0 V)
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com