AD7856ARS datasheet(18/32 Pages) AD

18 / 32 page

AD7856

–18–

REV. A

PERFORMANCE CURVES

The following performance curves apply to Mode 2 operation

only. If a conversion is initiated in software, then a slight degra-

dation in SNR can be expected when in Mode 2 operation. As

the sampling instant cannot be guaranteed internally, nonequi-

distant sampling will occur, resulting in a rise in the noise floor.

Initiating conversions in software is not recommended for Mode

1 operation.

Figure 18 shows a typical FFT plot for the AD7856 at 190 kHz

sample rate and 10 kHz input frequency.

FREQUENCY –kHz

–115

010

–95

–75

–55

–35

–15

4096 POINT FFT

FSAMPLE = 190.476 kHz

FIN = 10.091 kHz

SNR = 79.2dB

Figure 18. FFT Plot

Figure 19 shows the SNR vs. Frequency for 5 V supply and a

4.096 external reference (5 V reference is typically 1 dB better

performance).

INPUT FREQUENCY – kHz

166

120

140

100

Figure 19. SNR vs. Frequency

Figure 20 shows the Power Supply Rejection Ratio versus Fre-

quency for the part. The Power Supply Rejection Ratio is de-

fined as the ratio of the power in ADC output at frequency f to

the power of a full-scale sine wave.

PSRR (dB) = 10 log (Pf/Pfs)

Pf = Power at frequency f in ADC output, Pfs = power of a

full-scale sine wave. Here a 100 mV peak-to-peak sine wave is

coupled onto the AVDD supply while the digital supply is left

unaltered.

INPUT FREQUENCY – kHz

–72

–74

–90

0.91

100

13.4

25.7

38.3

50.3

–76

–78

–80

–88

–82

–84

–86

63.5

74.8

87.4

AVDD = DVDD = 5.0V

100mV p-p SINEWAVE ON AVDD

REFIN = 4.098 EXT REFERENCE

Figure 20. PSRR vs. Frequency

POWER-DOWN OPTIONS

The AD7856 provides flexible power management to allow the

user to achieve the best power performance for a given through-

put rate. The power management options are selected by

programming the power management bits, PMGT1 and PMGT0,

in the control register and by use of the

SLEEP pin. Table VI

summarizes the power-down options that are available and how

they can be selected by using either software, hardware or a

combination of both. The AD7856 can be fully or partially

powered down. When fully powered down, all the on-chip cir-

cuitry is powered down and IDD is 1

µA typ. If a partial power-

down is selected, then all the on-chip circuitry except the reference

is powered down and IDD is 400 µA typ. The choice of full or par-

tial power-down does not give any significant improvement in

throughput with a power-down between conversions. This is

discussed in the next section–Power-Up Times. However, a

partial power-down does allow the on-chip reference to be used

externally even though the rest of the AD7856 circuitry is pow-

ered down. It also allows the AD7856 to be powered up faster

after a long power-down period when using the on-chip refer-

ence (See Power-Up Times–Using On-Chip Reference).

When using the

SLEEP pin, the power management bits PMGT1

and PMGT0 should be set to zero (default status on power-up).

Bringing the

SLEEP pin logic high ensures normal operation,

and the part does not power down at any stage. This may be

necessary if the part is being used at high throughput rates when

it is not possible to power down between conversions. If the user

wishes to power down between conversions at lower throughput

rates (i.e. <100 kSPS for the AD7856) to achieve better power

performances, then the

SLEEP pin should be tied logic low.

If the power-down options are to be selected in software only,

then the

SLEEP pin should be tied logic high. By setting the

power management bits PMGT1 and PMGT0 as shown in

Table VI, a Full Power-Down, Full Power-Up, Full Power-

Down Between Conversions, and a Partial Power-Down Be-

tween Conversions can be selected.

AD7856ARS Datasheet(PDF) 18 Page - Analog Devices

AD7856ARS Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL