Electronic Components Datasheet Search
  English  ▼

X  

AD8320ARP Datasheet(PDF) 14 Page - Analog Devices

Part # AD8320ARP
Description  Serial Digital Controlled Variable Gain Line Driver
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8320ARP Datasheet(HTML) 14 Page - Analog Devices

Back Button AD8320ARP Datasheet HTML 10Page - Analog Devices AD8320ARP Datasheet HTML 11Page - Analog Devices AD8320ARP Datasheet HTML 12Page - Analog Devices AD8320ARP Datasheet HTML 13Page - Analog Devices AD8320ARP Datasheet HTML 14Page - Analog Devices AD8320ARP Datasheet HTML 15Page - Analog Devices AD8320ARP Datasheet HTML 16Page - Analog Devices AD8320ARP Datasheet HTML 17Page - Analog Devices AD8320ARP Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
AD8320
–14–
REV. 0
Varying Gain by Varying Load Impedance
As already mentioned, the AD8320 has a dynamic output im-
pedance of 75
Ω. The specified gain range assumes that the
output is terminated with a 75
Ω load impedance. Varying the
load impedance allows the gain to be varied, up to a maximum
of twice the specified gain (for RL =
). The variation in gain
with load resistance is shown in Figure 50 for the case of a gain
control word of 255Dec (i.e., max gain).
RLOAD –
32
0
100
30
28
26
24
22
20
1000
10000
Figure 50. Gain vs. RLOAD (Gain Control Word = 255Dec)
The gain can be described by the following equation:
AV = 20 log10
2 RLOAD
RLOAD + 75


0.316
+ 0.077 × Code
()
where Code is the decimal equivalent of the 8-bit word.
Evaluation Board
A two layer evaluation board for the AD8320 is available (part
number AD8320-EB). This board has been carefully laid out
C6
0.1 F
DATEN
SDATA
PD
GND GND GND GND GND
POWER-
DOWN
/
SWITCH
INTER
VOUT
VOCM
C10
0.1 F
C8
0.1 F
ATTENUATOR CORE
DATA LATCH
DATA SHIFT REGISTER
CLK
C5
0.1 F
C4
0.1 F
C7
10 F
C2
0.1 F
C11
0.1 F
VREF
VIN
R1
115
C1
0.1 F
INPUT
C3
0.1 F
REFERENCE
VCC
VCC
VCC
VCC
VCC
GND
BYP
VREF
C12
0.1 F
TP2
VCC
TP4
OUTPUT
36-PIN CENTRONICS CONNECTOR
5
6
2
16, 19-30, 33
AD8320
TP3
VOCM
3
R4
0
C9
OPTIONAL
TP1
Figure 51. Evaluation Board Schematic
and tested to demonstrate the specified high speed performance
of the device. Figure 51 shows the schematic of the evaluation
board. The silkscreen for the component side layer is shown in
Figure 52. The layout of the board is shown in Figure 53 and
Figure 54.
The evaluation board package includes a fully populated board
with BNC-type connectors along with Windows
®-based soft-
ware for controlling the board from a PC’s printer port via a
standard printer cable.
A prototyping area is provided to allow for additional circuitry
on the board. The single supply and ground to the board are
brought over to this area and are available on two strips. There
are also two extra strips available on the prototyping area which
can be used for additional power supplies.
The board should be powered with a good quality (i.e., low
noise) single supply of between +5 V and +12 V. Extensive
decoupling is provided on the board. A 10
µF capacitor, located
fairly close to the device, provides good decoupling for lower
frequency signals. In addition, and more importantly, five
0.1
µF decoupling capacitors are located close to each of the
five power supply pins (7, 8, 9, 17 and 20).
Controlling the Evaluation Board from a PC
The evaluation board ships with Windows-based control soft-
ware. A standard printer cable can be used to connect the
evaluation board to a PC’s printer port (also called parallel
port). The cable length should be kept to less than about 5 feet.
The wiring of a standard printer cable, with respect to the sig-
nal lines that are used in this application, is shown in Figure 55.
Although the software controls the evaluation board via the
PC’s parallel port, the AD8320 digital interface is serial. Three
of the parallel port’s eight bits (and one digital ground line) are
used to implement this serial interface. A fourth bit is used to
control the
PD pin.
All trademarks are the property of their respective holders.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com