Electronic Components Datasheet Search
  English  ▼

X  

AD9844AJST Datasheet(PDF) 11 Page - Analog Devices

Part # AD9844AJST
Description  Complete 12-Bit 20 MSPS CCD Signal Processor
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9844AJST Datasheet(HTML) 11 Page - Analog Devices

Back Button AD9844AJST Datasheet HTML 7Page - Analog Devices AD9844AJST Datasheet HTML 8Page - Analog Devices AD9844AJST Datasheet HTML 9Page - Analog Devices AD9844AJST Datasheet HTML 10Page - Analog Devices AD9844AJST Datasheet HTML 11Page - Analog Devices AD9844AJST Datasheet HTML 12Page - Analog Devices AD9844AJST Datasheet HTML 13Page - Analog Devices AD9844AJST Datasheet HTML 14Page - Analog Devices AD9844AJST Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
AD9844A
–11–
REV. 0
Table II. Operation Register Contents (Default Value x000)
Optical Black Clamp
Reset
Power-Down Modes
Channel Selection
D10
D9
D8
D7
D6
D5
D4
D3 D2
D1 D0
0
*
0
*
0
*
1
**
0
*
0
Enable Clamping
0 Normal
0
0 Normal Power
0
0
CCD-Mode
1
Disable Clamping
1 Reset All
0
1 Fast Recovery
0
1
AUX1-Mode
Registers
1
0 Standby
1
0
AUX2-Mode
to Default
1
1 Total Power-Down 1
1
Test Only
*Must be set to zero. **Set to one.
Table III. VGA Gain Register Contents (Default Value x096)
MSB
LSB
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Gain (dB)
X
0
0
010111112.0
••
••
••
1
1
11111110
35.965
1
1
11111111
36.0
Table IV. Clamp Level Register Contents (Default Value x080)
MSB
LSB
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Clamp Level (LSB)
X
X
X
0000
0
000
0
0000
0
001
1
0000
0
010
2
••
••
••
11111110
254
11111111
255
Table V. Control Register Contents (Default Value x000)
Data Out
DATACLK
CLP/PBLK
SHP/SHD
CDS Gain
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
0 Enable
0
*
0
*
0 Rising Edge Trigger
0 Active Low
0 Active Low
0 Disabled** 0
*
0
*
0
*
1 Three-State
1 Falling Edge Trigger
1 Active High
1 Active High
1 Enabled
*Must be set to zero.
**When D3 = 0 (CDS Gain Disabled), the CDS Gain Register is fixed at –4 dB (Code 63 dec).
Table VI. CDS Gain Register Contents (Default Value x000)
MSB
LSB
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Gain (dB)
*
X
X
X
X
X
000000
+4.3
•
•
•
•
•
•
011110
+10.0
100000–2.0
•
•
•
•
•
•
111111+4.0
*Control Register Bit D3 must be set high for the CDS Gain Register to be used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com