Electronic Components Datasheet Search
  English  ▼

X  

LG1602AXB Datasheet(PDF) 4 Page - Agere Systems

Part # LG1602AXB
Description  LG1602 Decision Circuit
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

LG1602AXB Datasheet(HTML) 4 Page - Agere Systems

  LG1602AXB Datasheet HTML 1Page - Agere Systems LG1602AXB Datasheet HTML 2Page - Agere Systems LG1602AXB Datasheet HTML 3Page - Agere Systems LG1602AXB Datasheet HTML 4Page - Agere Systems LG1602AXB Datasheet HTML 5Page - Agere Systems LG1602AXB Datasheet HTML 6Page - Agere Systems LG1602AXB Datasheet HTML 7Page - Agere Systems LG1602AXB Datasheet HTML 8Page - Agere Systems LG1602AXB Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
Data Sheet
LG1602 Decision Circuit
February 1999
4
Lucent Technologies Inc.
Electrical Characteristics
Bit rate = 2.488 Mbits/s NRZ and data pattern = 223 – 1 PRBS, unless otherwise indicated. See Figure 3 for the tim-
ing and signal levels and Figure 5 for the test circuit, when using the TF1001A test fixture.
Note: Minimum and maximum values are testing requirements. Typical values are characteristics of the device
and are the result of engineering evaluations. Typical values are for information purposes only and are not
part of the testing requirements.
Parameter
Symbol
Conditions
LG1602AXB
LG1602BXB
Unit
tCASE = 25 °C
VSS = –5.2 V
tCASE = 0 °C—
75 °C
VSS = –4.9 V to
–5.5 V
Min
Typ
Max
Min
Typ
Max
Maximum Bit Rate
—
BER = 10–9
3
——
2.5
——
GHz
Data Input Voltage
|VH – <V>| + |<V> – VL|
—tR, tF
≤ 165 ps (20%—80%) 200
—
800
200
—
900
mV
Data Input Sensitivity
—BER = 10–9, limited clock
phase margin
—
20
——
20
—
mV
Clock Input Voltage
|VH – <V>| + |<V> – VL|
—tR, tF
≤ 85 ps (20%—80%),
duty cycle = 50% ± 10%
500
—
1000 200
—
900
mV
Clock Phase Margin
—
—
250
360
—
250
360
—
ps
Clock Phase Minimum
t1
Data transition to negative
edge of CLOCK IN
——
—
—
150
205
ps
Clock Phase Maximum
t2
Data transition to negative
edge of CLOCK IN
—
—
—
455
510
—
ps
Clock Phase Center
tC
Data transition to negative
edge of CLOCK IN
—
330
——
330
—
ps
Setup Time
tS
Valid input data to negative
edge of CLOCK IN
—
185
——
185
205
ps
Hold Time
tH
Negative edge CLOCK IN to
valid DATA IN
—
–73
——
–73
–53
ps
Propagation Delay
tPD
CLOCK IN negative edge to
output transition
—
1200
——
1200
—
ps
Output Voltage (VH – VL)
—
Outputs ac coupled (see
Figure 5)
500
600
—
500
600
—
mV
Output Transition Time
—
20%—80%, outputs ac cou-
pled
——
100
——
100
ps
Output Return Loss
—
1 MHz—2 GHz, outputs ac
coupled
—
15
——
15
—
dB
Data Input Return Loss
—
100 kHz—300 kHz
0.3 MHz—1500 MHz
1.5 GHz—1.8 GHz
—
—
—
10
15
15
—
—
—
10
15
15
—
—
—
—
—
—
dB
dB
dB
Clock Input Return Loss
—
2.4 GHz—2.6 GHz
—
15
—
15
——
dB
Power Supply Current
—
—
—
115
——
115
—
mA
Thermal Resistance
—
Junction to case bottom
—
20
——
20
—
°C/W



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com