1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

29

28

27

26

25

24

23

22

GND

37

36

35

34

33

32

31

30

38

D2-

D3+

D3-

HPD

CEC

SEL1

SEL2

EN

SCL

SDA

D0+

D0-

D1+

D1-

D2+

VCC

D0+B

D0-B

D1+B

D1-B

D2+B

D2-B

D3+B

D3-B

D0-A

D1+A

D1-A

D2+A

D2-A

D3+A

D3-A

NC

D0+A

NC

TS3DV642

SCDS343 – MAY 2013

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with

appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more

susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN DESCRIPTION

PIN

I/O Type

DESCRIPTION

NAME

NUMBER

VCC

1

Power

Supply Voltage

GND

PowerPad

GND

Ground

SEL1

16

I

Select Input 1

SEL2

17

I

Select Input 2

EN

2

I

Output Enable

D0+A

38

I/O

Port A, Lane 0, +ve signal

D0–A

37

I/O

Port A, Lane 0, –ve signal

D1+A

36

I/O

Port A, Lane 1, +ve signal

D1-A

35

I/O

Port A, Lane 1, –ve signal

D2+A

34

I/O

Port A, Lane 2, +ve signal

D2–A

33

I/O

Port A, Lane 2,–ve signal

D3+A

32

I/O

Port A, Lane 3, +ve signal

D3–A

31

I/O

Port A, Lane 3, –ve signal

SCL_A

42

I/O

Port A, DDC Clock

SDA_A

41

I/O

Port A, DDC Data

HPD_A

19

I/O

Port A, Hot Plug Detects

CEC_A

18

I/O

Port A, Consumer Electronics Control

D0+B

29

I/O

Port B, Lane 0, +ve signal

D0–B

28

I/O

Port B, Lane 0, –ve signal

D1+B

27

I/O

Port B, Lane 1, +ve signal

D1–B

26

I/O

Port B, Lane 1, –ve signal

D2+B

25

I/O

Port B, Lane 2, +ve signal

D2–B

24

I/O

Port B, Lane 2,–ve signal

D3+B

23

I/O

Port B, Lane 3, +ve signal

D3–B

22

I/O

Port B, Lane 3, –ve signal

SCL_B

40

I/O

Port B, DDC Clock

SDA_B

39

I/O

Port B, DDC Data

HPD_B

21

I/O

Port B, Hot Plug Detects

CEC_B

20

I/O

Port B, Consumer Electronics Control

D0+

5

I/O

Common Port, Lane 0, +ve signal

D0–

6

I/O

Common Port, Lane 0, –ve signal

D1+

7

I/O

Common Port, Lane 1, +ve signal

D1–

8

I/O

Common Port, Lane 1, –ve signal

D2+

10

I/O

Common Port, Lane 2, +ve signal

D2–

11

I/O

Common Port, Lane 2, –ve signal

D3+

12

I/O

Common Port, Lane 3, +ve signal

D3–

13

I/O

Common Port, Lane 3,–ve signal

SCL

3

I/O

Common Port, DDC Clock

SDA

4

I/O

Common Port, DDC Data

HPD

14

I/O

Common Port, Hot Plug Detects

CEC

15

I/O

Common Port, Consumer Electronics

Control

NC

9, 30

NC

No Connect

2

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Product Folder Links: TS3DV642