INTEDG datasheet(224/478 Pages) MICROCHIP

224 / 478 page

PIC16(L)F1946/47

DS41414D-page 224

 2010-2012 Microchip Technology Inc.

23.4

PWM (Enhanced Mode)

The enhanced PWM function described in this section is

available for CCP modules ECCP1, ECCP2 and

ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width

Modulation (PWM) signal on up to four different output

pins with up to 10 bits of resolution. The period, duty

cycle, and resolution are controlled by the following

registers:

•PRx registers

•TxCON registers

• CCPRxL registers

• CCPxCON registers

The ECCP modules have the following additional PWM

registers which control Auto-shutdown, Auto-restart,

Dead-band Delay and PWM Steering modes:

• CCPxAS registers

• PSTRxCON registers

• PWMxCON registers

The enhanced PWM module can generate the following

five PWM Output modes:

• Single PWM

• Half-Bridge PWM

• Full-Bridge PWM, Forward Mode

• Full-Bridge PWM, Reverse Mode

• Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM bits

of the CCPxCON register must be configured

appropriately.

The PWM outputs are multiplexed with I/O pins and are

designated PxA, PxB, PxC and PxD. The polarity of the

PWM pins is configurable and is selected by setting the

CCPxM bits in the CCPxCON register appropriately.

Figure 23-5 shows an example of a simplified block

diagram of the Enhanced PWM module.

Table 23-9 shows the pin assignments for various

Enhanced PWM modes.

FIGURE 23-5:

EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

Note 1:

The corresponding TRIS bit must be

cleared to enable the PWM output on the

CCPx pin.

Clearing the CCPxCON register will

relinquish control of the CCPx pin.

Any pin not used in the enhanced PWM

mode is available for alternate pin

functions, if applicable.

prevent the generation of an

incomplete waveform when the PWM is

first enabled, the ECCP module waits

until the start of a new PWM period

before generating a PWM signal.

CCPRxL

CCPRxH (Slave)

Comparator

TMRx

Comparator

PRx

(1)

Duty Cycle Registers

DCxB<1:0>

Clear Timer,

toggle PWM pin and

latch duty cycle

Note 1:

The 8-bit timer TMRx register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler to create the 10-bit time

base.

TRISx

CCPx/PxA

TRISx

PxB

TRISx

PxC

TRISx

PxD

Output

Controller

PxM<1:0>

CCPxM<3:0>

PWMxCON

CCPx/PxA

PxB

PxC

PxD

INTEDG Datasheet(PDF) 224 Page - Microchip Technology

INTEDG Datasheet(HTML) 224 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL