Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

Am79C940BVC Datasheet(PDF) 12 Page - Rochester Electronics

Part # Am79C940BVC
Description  Media Access Controller for Ethernet (MACE) 84-pin PLCC and 100-pin PQFP Packages
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ROCHESTER [Rochester Electronics]
Direct Link  http://www.rocelec.com/
Logo ROCHESTER - Rochester Electronics

Am79C940BVC Datasheet(HTML) 12 Page - Rochester Electronics

Back Button Am79C940BVC Datasheet HTML 5Page - Rochester Electronics Am79C940BVC Datasheet HTML 6Page - Rochester Electronics Am79C940BVC Datasheet HTML 7Page - Rochester Electronics Am79C940BVC Datasheet HTML 8Page - Rochester Electronics Am79C940BVC Datasheet HTML 9Page - Rochester Electronics Am79C940BVC Datasheet HTML 10Page - Rochester Electronics Am79C940BVC Datasheet HTML 11Page - Rochester Electronics Am79C940BVC Datasheet HTML 12Page - Rochester Electronics Am79C940BVC Datasheet HTML 13Page - Rochester Electronics  
Zoom Inzoom in Zoom Outzoom out
 12 / 13 page
background image
79C940
Specification Number 79C940B-CI (A) Rev C
Page 12 of 13
95
AC CHARACTERISTICS (continued)
Note:
1. Not tested but data available upon request.
No.
Parameter
Symbol
Parameter Description
Test Conditions
Min (ns)
Max (ns)
GPSI Clock Timing
17
tSTDC
STDCLK period
99
101
18
tSTDCL
STDCLK low pulse width
See Note 1
45
19
tSTDCH
STDCLK high pulse width
45
20
tSTDCR
STDCLK rise time
See Note 1
5
21
tSTDCF
STDCLK fall time
See Note 1
5
22
tSRDC
SRDCLK period
85
115
23
tSRDCH
SRDCLK HIGH pulse width
38
24
tSRDCL
SRDCLK LOW pulse width
38
25
tSRDCR
SRDCLK rise time
See Note 1
5
26
tSRDCF
SRDCLK fall time
See Note 1
5
GPSI Timing
70
tTXEND
STDCLK↑ delay to TXEN↑
(CL = 50 pF)
70
71
tTXENH
TXEN hold time from STDCLK↑
(CL = 50 pF)
5
72
tTXDD
STDCLK↑ delay to TXDAT+ change (CL = 50 pF)
70
73
tTXDH
TXDAT+ hold time from STDCLK↑ (CL = 50 pF)
5
74
tRXDR
RXDAT rise time
See Note 1
8
75
tRXDF
RXDAT fall time
See Note 1
8
76
tRXDH
RXDAT hold time (SRDCLK↑ to
RXDAT change)
25
77
tRXDS
RXDAT setup time (RXDAT stable
to SRDCLK↑)
0
78
tCRSL
RXCRS low time
tSTDC + 20
79
tCLSHI
CLSN high time
tSTDC + 30
80
tTXH
TXEN or TXDAT± hold time from
CLSN↑
32*tSTDC
96*tSTDC
81
tCRSH
RXCRS hold time from SRDCLK↑
0
EADI Feature Timing
85
tDSFBDR
SRDCLK↓ delay to SF/BD↑
20
86
tDSFBDF
SRDCLK↓ delay to SF/BD↑
20
87
tEAMRIS
EAM/R invalid setup prior to
SRDCLK↓ after SFD
–150
88
tEAMS
EAM setup to SRDCLK↓ at bit 6 of
Source Address byte 1 (match
packet)
0
89
tEAMRL
EAM/R low time
200
90
tSFBDHIH
SF/BD high hold from last
SRDCLK↓
100
91
tEARS
EAR setup SRDCLK↓ at bit 6 of
message byte 64
(reject normal packet)
0
TABLE 5
SPECIFICATION NUMBER: 79C940-CI (A) REV -
Page 12 of 13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com