ST7LITE25F2 datasheet(100/166 Pages) STMICROELECTRONICS

100 / 166 page

On-chip peripherals

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

100/166

Doc ID 8349 Rev 5

11.4.7

Interrupts

Note:

The SPI interrupt events are connected to the same interrupt vector (see Section 8:

Interrupts).

They generate an interrupt if the corresponding Enable Control bit is set and the interrupt

mask in the CC register is reset (RIM instruction).

11.4.8

Control register (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

●

Bit 7 =

SPIE Serial peripheral interrupt enable

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever an End of Transfer event, Master mode Fault

or Overrun error occurs (SPIF=1, MODF=1 or OVR=1 in the SPICSR register).

●

Bit 6 =

SPE Serial Peripheral Output Enable

This bit is set and cleared by software. It is also cleared by hardware when, in master

mode, SS=0 (see Section : Master mode fault (MODF)). The SPE bit is cleared by

reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled.

●

Bit 5 =

SPR2 Divider enable

This bit is set and cleared by software and is cleared by reset. It is used with the

SPR[1:0] bits to set the baud rate. Refer to Table 42: SPI Master mode SCK frequency.

0: Divider by 2 enabled

1: Divider by 2 disabled

Note:

This bit has no effect in slave mode.

●

Bit 4 =

MSTR Master mode

This bit is set and cleared by software. It is also cleared by hardware when, in master

mode, SS=0 (see Section : Master mode fault (MODF)).

0: Slave mode

Table 41.

Interrupt events

Interrupt Event

Event

flag

Enable

control

bit

Exit

from

WAIT

Exit

from

HALT

SPI end of transfer event

SPIF

SPIE

Yes

Master mode fault event

MODF

Yes

Overrun error

OVR

Yes

SPIE

SPE

SPR2

MSTR

CPOL

CPHA

SPR1

SPR0

ST7LITE25F2 Datasheet(PDF) 100 Page - STMicroelectronics

ST7LITE25F2 Datasheet(HTML) 100 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL