EP3C5 datasheet(35/274 Pages) ALTERA

35 / 274 page

CIII51004-2.3

are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its

semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and

services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service

described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying

on any published information and before placing orders for products or services.

Cyclone III Device Handbook

Volume 1

December 2011

ISO

9001:2008

Registered

3. Memory Blocks in the Cyclone III

Device Family

The Cyclone® III device family (Cyclone III and Cyclone III LS devices) features

embedded memory structures to address the on-chip memory needs of Altera®

Cyclone III device family designs. The embedded memory structure consists of

columns of M9K memory blocks that you can configure to provide various memory

functions, such as RAM, shift registers, ROM, and FIFO buffers.

This chapter contains the following sections:

■

“Memory Modes” on page 3–7

■

“Clocking Modes” on page 3–14

■

“Design Considerations” on page 3–15

Overview

M9K blocks support the following features:

■

8,192 memory bits per block (9,216 bits per block including parity)

■

Independent read-enable (rden) and write-enable (wren) signals for each port

■

Packed mode in which the M9K memory block is split into two 4.5 K single-port

RAMs

■

Variable port configurations

■

Single-port and simple dual-port modes support for all port widths

■

True dual-port (one read and one write, two reads, or two writes) operation

■

Byte enables for data input masking during writes

■

Two clock-enable control signals for each port (port A and port B)

■

Initialization file to pre-load memory content in RAM and ROM modes

December 2011

CIII51004-2.3

EP3C5 Datasheet(PDF) 35 Page - Altera Corporation

EP3C5 Datasheet(HTML) 35 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL