Electronic Components Datasheet Search
  English  ▼

X  

EP4CE115 Datasheet(PDF) 17 Page - Altera Corporation

Part # EP4CE115
Description  1. Cyclone IV Device Datasheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE115 Datasheet(HTML) 17 Page - Altera Corporation

Back Button EP4CE115 Datasheet HTML 13Page - Altera Corporation EP4CE115 Datasheet HTML 14Page - Altera Corporation EP4CE115 Datasheet HTML 15Page - Altera Corporation EP4CE115 Datasheet HTML 16Page - Altera Corporation EP4CE115 Datasheet HTML 17Page - Altera Corporation EP4CE115 Datasheet HTML 18Page - Altera Corporation EP4CE115 Datasheet HTML 19Page - Altera Corporation EP4CE115 Datasheet HTML 20Page - Altera Corporation EP4CE115 Datasheet HTML 21Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 42 page
background image
Chapter 1: Cyclone IV Device Datasheet
1–17
Switching Characteristics
May 2013
Altera Corporation
Cyclone IV Device Handbook,
Volume 3
Transceiver Performance Specifications
Table 1–21 lists the Cyclone IV GX transceiver specifications.
Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)
Symbol/
Description
Conditions
C6
C7, I7
C8
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Reference Clock
Supported I/O
Standards
1.2 V PCML, 1.5 V PCML, 3.3 V PCML, Differential LVPECL, LVDS, HCSL
Input frequency
from REFCLK input
pins
—
50
—
156.25
50
—
156.25
50
—
156.25
MHz
Spread-spectrum
modulating clock
frequency
Physical interface
for PCI Express
(PIPE) mode
30
—
33
30
—
3330—
33
kHz
Spread-spectrum
downspread
PIPE mode
—
0 to
–0.5%
——
0 to
–0.5%
——
0 to
–0.5%
——
Peak-to-peak
differential input
voltage
—
0.1
—
1.6
0.1
—
1.6
0.1
—
1.6
V
VICM (AC coupled)
—
1100 ± 5%
1100 ± 5%
1100 ± 5%
mV
VICM (DC coupled)
HCSL I/O
standard for PCIe
reference clock
250
—
550
250
—
550
250
—
550
mV
Transmitter REFCLK
Phase Noise (1)
Frequency offset
= 1 MHz – 8 MHZ
——
–123
—
—
–123
—
—
–123
dBc/Hz
Transmitter REFCLK
Total Jitter (1)
——
42.3
——
42.3
——
42.3
ps
Rref
——
2000
± 1%
——
2000
± 1%
——
2000
± 1%
—
Transceiver Clock
cal_blk_clk
clock
frequency
—
10—
125
10—
125
10—
125
MHz
fixedclk
clock
frequency
PCIe Receiver
Detect
—125
—
—
125
—
—125
—
MHz
reconfig_clk
clock frequency
Dynamic
reconfiguration
clock frequency
2.5/
37.5
(2)
—50
2.5/
37.5
(2)
—50
2.5/
37.5
(2)
—50
MHz
Delta time between
reconfig_clk
——
—
2
—
—
2
—
—
2
ms
Transceiver block
minimum
power-down pulse
width
——
1
—
—
1
—
—
1
—
µs
Receiver



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com