Electronic Components Datasheet Search
  English  ▼

X  

AD607ARS Datasheet(PDF) 21 Page - Analog Devices

Part # AD607ARS
Description  Low Power Mixer 3 V Receiver IF Subsystem
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD607ARS Datasheet(HTML) 21 Page - Analog Devices

Back Button AD607ARS Datasheet HTML 16Page - Analog Devices AD607ARS Datasheet HTML 17Page - Analog Devices AD607ARS Datasheet HTML 18Page - Analog Devices AD607ARS Datasheet HTML 19Page - Analog Devices AD607ARS Datasheet HTML 20Page - Analog Devices AD607ARS Datasheet HTML 21Page - Analog Devices AD607ARS Datasheet HTML 22Page - Analog Devices AD607ARS Datasheet HTML 23Page - Analog Devices AD607ARS Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 21 / 24 page
background image
REV. C
–21–
AD607
Table III. AD607 Evaluation Board Input and Output Connections
Reference
Connector
Approximate
Designation
Type
Description
Coupling
Signal Level
Comments
J1
SMA
Frequency
DC
±400 mV
This pin needs to be biased at VMID
Detector Input
and ac-coupled when driven by an
external signal generator.
J2
SMA
Power-Up
DC
CMOS Logic
Tied to Positive Supply by Jumper J10
Level Input
J3
SMA
LO Input
AC
–16 dBm
Input is terminated in 50
Ω.
(
±50 mV)
J4
SMA
RF Input
AC
–15 dBm max
Input is terminated in 50
Ω.
(
±54 mV)
J5
SMA
MGC Input
DC
0.4 V to 2.0 V
Jumper is set for manual gain control
(3 V Supply)
input; see Table I for control voltage
(GREF = VMID)
values.
J6
SMA
IF Output
AC
NA
This signal level depends on the
AD607’s gain setting.
J7
SMA
Q Output
AC
NA
This signal level depends on the
AD607’s gain setting.
J8
SMA
I Output
AC
NA
This signal level depends on the
AD607’s gain setting.
J9
Jumper
Ties GREF
NA
NA
Sets gain-control scale factor (SF);
to VMID
SF = 75/VMID in dB/V, where
VMID = VPOS/2.
J10
Jumper
Ties Power-Up
NA
NA
Remove to test power-up/-down.
to Positive
Supply
T1
Terminal Pin
Power Supply
DC
DC
2.92 V to 5.5 V
Positive Input
Draws 8.5 mA at midgain connection.
(VPS1, VPS2)
T2
Terminal Pin
Power Supply
DC
0 V
Return (GND)
Figure 27b. Evaluation Board Layout, Bottom Side



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com