Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AM3703 Datasheet(PDF) 269 Page - Texas Instruments

Click here to check the latest version.
Part # AM3703
Description  Sitara ARM Microprocessors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3703 Datasheet(HTML) 269 Page - Texas Instruments

Back Button AM3703 Datasheet HTML 265Page - Texas Instruments AM3703 Datasheet HTML 266Page - Texas Instruments AM3703 Datasheet HTML 267Page - Texas Instruments AM3703 Datasheet HTML 268Page - Texas Instruments AM3703 Datasheet HTML 269Page - Texas Instruments AM3703 Datasheet HTML 270Page - Texas Instruments AM3703 Datasheet HTML 271Page - Texas Instruments AM3703 Datasheet HTML 272Page - Texas Instruments AM3703 Datasheet HTML 273Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 269 / 280 page
background image
jtag_tck
jtag_tdi
jtag_tms
jtag_rtck
jtag_tdo
JA1
JA2
JA3
JA4
JA5
JA6
JA7
JA8
JA10
JA9
JA11
SWPS038-110
AM3715, AM3703
www.ti.com
SPRS616F
– JUNE 2010 – REVISED AUGUST 2011
(1) Related with the input maximum frequency supported by the JTAG module
(2) P = input clock jtag _tck period in ns
(3) Maximum cycle jitter supported by input clock jtag _tck.
(4) The timing requirements are assured for the cycle jitter and duty cycle error conditions specified.
(5) See Section 4.3.4, Processor Clocks.
Table 6-147. JTAG Switching Characteristics
—Adaptative Clock Mode(4)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
JA1
1 / tc(rtck)
Frequency(1), output clock jtag_rtck
50
50
MHz
JA2
tw(rtckL)
Pulse duration, output clock jtag_rtck low
0.5P(2)
0.5P(2)
ns
JA3
tw(rtckH)
Pulse duration, output clock jtag_rtck high
0.5P(2)
0.5P(2)
ns
tdc(rtck)
Duty cycle error, output clock jtag_rtck
–2500
2500
–2500
2500
ps
tJ(rtck)
Jitter standard deviation(3), output clock jtag_rtck
33.3
33.3
ps
tR(rtck)
Rise time, output clock jtag_rtck
0
0
ns
tF(rtck)
Fall time, output clock jtag_rtck
0
0
ns
JA11
td(rtckL-tdoV)
Delay time, output clock jtag_rtck low to output data
–14.6
14.6
–14.6
14.6
ns
jtag_tdo valid
(1) Related to the jtag _rtck maximum frequency programmable.
(2) P = output clock jtag _rtck period in ns
(3) The jitter probability density can be approximated by a Gaussian function.
(4) See Section 4.3.4, Processor Clocks.
Figure 6-83. JTAG
—Adaptative Clock Mode
Copyright
© 2010–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
269
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com