| Electronic Components Datasheet Search |
|
AM3703CUS Datasheet(PDF) 235 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3703CUS Datasheet(HTML) 235 Page - Texas Instruments |
|
235 / 280 page ![]() SWPS038-080 hsusb0_clk hsusb0_stp hsusb0_dir and hsusb0_nxt hsusb0_data[7:0] Data_OUT Data_IN HSU1 HSU0 HSU1 HSU4 HSU2 HSU2 HSU6 HSU3 HSU5 AM3715, AM3703 www.ti.com SPRS616F – JUNE 2010 – REVISED AUGUST 2011 Table 6-93. HSUSB0 Switching Characteristics —12-bit Slave Mode(1) NO. PARAMETER OPP100 UNIT MIN MAX HSU1 td(clkL-STPV) Delay time, hsusb0_clk high to output usb0_stp valid 8.6 ns td(clkL-STPIV) Delay time, hsusb0_clk high to output usb0_stp invalid 0 ns HSU2 td(clkL-DV) Delay time, hsusb0_clk high to output hsusb0_data[0:7] valid 8.6 ns td(clkL-DIV) Delay time, hsusb0_clk high to output hsusb0_data[0:7] invalid 0 ns (1) See Section 4.3.4, Processor Clocks. Figure 6-51. HSUSB0 —12-bit Slave Mode 6.6.4.2 HSUSB1 and HSUSB2 —Ports 1 and 2—12-bit Slave Mode Table 6-95 and Table 6-96 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 6-52). Table 6-94. HSUSB1 and HSUSB2 Timing Conditions —12-bit Master Mode TIMING CONDITION PARAMETER VALUE UNIT Input Conditions tR Input signal rise time 3 ns tF Input signal fall time 2 ns Output Condition CLOAD Output load capacitance(1) 5 pF (1) Buffer strength configuration: LB0 = 0. Table 6-95. HSUSB1 and HSUSB2 Timing Requirements —12-bit Master Mode(1) (2) NO. PARAMETER OPP100 UNIT MIN MAX HSU3 tsu(dirV-clkH) Setup time, input direction control hsusbx_dir valid before output clock 9.3 ns hsusbx_clk rising edge tsu(nxtV-clkH) Setup time, input next signal hsusbx_nxt valid before output clock 9.3 ns hsusbx_clk rising edge HSU4 th(clkH-dirIV) Hold time, input direction control hsusbx_dir valid after output clock –0.52 ns hsusbx_clk rising edge th(clkH-nxtIV) Hold time, input next signal hsusbx_nxt valid after output clock –0.52 ns hsusbx_clk rising edge HSU5 tsu(dV-clkH) Setup time, input data hsusbx_data[7:0] valid before output clock 9.3 ns hsusbx_clk rising edge Copyright © 2010–2011, Texas Instruments Incorporated Timing Requirements and Switching Characteristics 235 Submit Documentation Feedback Product Folder Link(s): AM3715 AM3703 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |