 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCA9548APWR Datasheet(PDF) 12 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCA9548APWR Datasheet(HTML) 12 Page - Texas Instruments |
|
|
12 / 27 page  www.ti.com I2C Interface Timing Requirements Switching Characteristics Reset Timing Requirements PCA9548A 8-CHANNEL I2C SWITCH WITH RESET SCPS143C – OCTOBER 2006 – REVISED JUNE 2007 over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9) STANDARD MODE FAST MODE I2C BUS I2C BUS UNIT MIN MAX MIN MAX fscl I2C clock frequency 0 100 0 400 kHz tsch I2C clock high time 4 0.6 µs tscl I2C clock low time 4.7 1.3 µs tsp I2C spike time 50 50 ns tsds I2C serial-data setup time 250 100 ns tsdh I2C serial-data hold time 0(1) 0(1) µs ticr I2C input rise time 1000 20 + 0.1Cb(2) 300 ns ticf I2C input fall time 300 20 + 0.1Cb(2) 300 ns tocf I2C output (SDn) fall time (10-pF to 400-pF bus) 300 20 + 0.1Cb(2) 300 ns tbuf I2C bus free time between stop and start 4.7 1.3 µs tsts I2C start or repeated start condition setup 4.7 0.6 µs tsth I2C start or repeated start condition hold 4 0.6 µs tsps I2C stop condition setup 4 0.6 µs tvdL(Data) Valid-data time (high to low)(3) SCL low to SDA output low valid 1 1 µs tvdH(Data) Valid-data time (low to high)(3) SCL low to SDA output high valid 0.6 0.6 µs ACK signal from SCL low tvd(ack) Valid-data time of ACK condition 1 1 µs to SDA output low Cb I2C bus capacitive load 400 400 pF (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal), to bridge the undefined region of the falling edge of SCL. (2) Cb = total bus capacitance of one bus line in pF (3) Data taken using a 1-k Ω pullup resistor and 50-pF load (see Figure 10) over recommended operating free-air temperature range, C L ≤ 100 pF (unless otherwise noted) (see Figure 9) FROM TO PARAMETER MIN MAX UNIT (INPUT) (OUTPUT) RON = 20 Ω, CL = 15 pF 0.3 tpd(1) Propagation delay time SDA or SCL SDn or SCn ns RON = 20 Ω, CL = 50 pF 1 trst(2) RESET time (SDA clear) RESET SDA 500 ns (1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). (2) trst is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of tWL. over recommended operating free-air temperature range (unless otherwise noted) PARAMETER MIN MAX UNIT tW(L) Pulse duration, RESET low 6 ns tREC(STA) Recovery time from RESET to start 0 ns 12 Submit Documentation Feedback Not Recommended For New Designs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
